An efficient reconfiguration scheme for fault-tolerant meshes

Information Sciences

Volumn 172, Issue 3-4, 2005, Pages 309-333

  Chuang, Po Jen ^a   Yao, Li Chiang ^a  

^a TAMKANG UNIVERSITY   (Taiwan)

Author keywords

Fault tolerance; Local and global reconfigurations; Meshes; Node replacement; Performance evaluation; Reconfiguration algorithms; Reconfiguration schemes; Spare allocation

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; RANDOM PROCESSES; RESOURCE ALLOCATION; TOPOLOGY; VLSI CIRCUITS;

LOCAL AND GLOBAL RECONFIGURATIONS; MESHES; NODE REPLACEMENT; PERFORMANCE EVALUATION; RECONFIGURATION ALGORITHMS; RECONFIGURATION SCHEMES; SPARE ALLOCATION;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 18544370554     PISSN: 00200255     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.ins.2004.05.003     Document Type: Article

References (21)

1. A. Singh Interstitial redundancy: an area efficient fault-tolerant scheme for large area VLSI processor arrays IEEE Trans. Comput. 37 11 1988 1398 1410
2. M. Alam, and R. Melhem Routing in modular fault-tolerant multiprocessor systems IEEE Trans. Parallel Distrib. Syst. 6 11 1995 1206 1220
3. M. Bae, B. Bose, Spare processor allocation for fault tolerance in torus-based multicomputers, in: Proc. 26th Int'l Symp. on Fault-Tolerant Computing, 1996, pp. 282-290
4. M. Alam, R. Melhem, Channel multiplexing in modular fault tolerant multiprocessors, in: Proc. 1991 Int'l Conf. on Parallel Processing, vol. I, 1991, pp. 492-496
5. M. Alam, and R. Melhem An efficient modular spare allocation scheme and its application to fault tolerant binary hypercubes IEEE Trans. Parallel Distrib. Syst. 2 1 1991 117 126
6. I. Takanami, Built-in self-reconfiguring systems for fault tolerant mesh-connected processor arrays by direct spare replacement, in: Proc. 2001 IEEE Int'l Symp. on Defect and Fault Tolerance in VLSI Systems, October 2001, pp. 134-142
7. P. Banerjee, J. Rahmeh, C. Stunkel, V. Nair, K. Roy, V. Balasubramanian, and J. Abraham Algorithm-based fault tolerance on a hypercube multiprocessor IEEE Trans. Comput. 39 9 1990 1132 1145
8. P. Banerjee, and M. Peercy Design and evaluation of hardware strategies for reconfiguring hypercubes and meshes under faults IEEE Trans. Comput. 43 7 1994 841 848
9. J. Bruck, R. Cypher, C.-T. Ho, Tolerating faults in a mesh with a row of spare nodes, in: Proc. 4th IEEE Symp. on Parallel and Distributed Processing, 1992, pp. 12-19
10. J. Bruck, R. Cypher, C.T. Ho, Efficient fault-tolerant mesh and hypercube architectures, in: Proc. 22nd Int'l Symp. on Fault-Tolerant Computing, July 1992, pp. 162-169
11. S. Dutt Fast polylog-time reconfiguration of structurally fault-tolerant multiprocessors IEEE Symp. Parallel Distrib. Process. 1993 161 169
12. S. Dutt, and J.P. Hayes Designing fault-tolerant systems using automorphisms J. Parallel Distrib. Comput. 12 1991 249 268
13. N. Tsuda Fault-tolerant processor arrays using additional bypass linking allocated by graph-node coloring IEEE Trans. Comput. 49 5 2000 431 442
14. H. Ku, and J. Hayes Systematic design of fault-tolerant multiprocessors with shared buses IEEE Trans. Comput. 46 4 1997 439 455
15. J. Bruck, R. Cypher, C.T. Ho, Wildcard dimensions, coding theory and fault-tolerant meshes and hypercubes, in: Proc. 23rd Int'l Symp. on Fault-Tolerant Computing, July 1993, pp. 260-267
16. N. Tsuda, T. Shimizu, Reconfigurable mesh-connected processor arrays using row-column bypassing and direct replacement, in: Proc. 2000 Int'l Symp. on Parallel Architectures, Algorithms and Networks, December 2000, pp. 24-29
17. T. Horita, and I. Takanami Fault-tolerant processor arrrays based on 1(1/2)-track switches with flexible spare distribution IEEE Trans. Comput. 49 6 2000 542 552
18. B.A. Izadi, F. Ozguner, Spare allocation and reconfiguration in a fault tolerant hypercube with direct connect capability, in: Proc. 6th Distributed Memory Computing Conference, 1991, pp. 711-714
19. B.A. Izadi, F. Ozguner, Design of a Circuit-switched highly fault-tolerant k-ary n-cube, in: Proc. 1997 Int'l Conf. on Parallel Processing, 1997, pp. 342-345
20. B.A. Izadi, F. Ozguner, and A. Acan Highly fault-tolerant hypercube multicomputer IEE Proc. Comput. Digital Tech. 146 2 1999 77 82
21. B. Elspas, and J. Turner Graphs with circulant adjacency matrices J. Comb. Theory 9 1970 297 307