메뉴 건너뛰기




Volumn 24, Issue 1, 2004, Pages 24-31

ETA: Experience with an intel xeon processor as a packet processing engine

Author keywords

[No Author keywords available]

Indexed keywords

CLIENT SERVER COMPUTER SYSTEMS; GENERAL PURPOSE COMPUTERS; INTERFACES (COMPUTER); INTERNET; MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; PACKET NETWORKS; SOFTWARE PROTOTYPING;

EID: 1842583301     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2004.1268989     Document Type: Article
Times cited : (23)

References (9)
  • 4
    • 1842598425 scopus 로고    scopus 로고
    • Hyper-threading technology: Impact on compute-intensive workloads
    • Feb.
    • W. Magro, P. Peterson, and S. Shah, "Hyper-Threading Technology: Impact on Compute-Intensive Workloads," Intel Technology J., Feb. 2002, http://www.intel.com/technology/itj.
    • (2002) Intel Technology J.
    • Magro, W.1    Peterson, P.2    Shah, S.3
  • 5
    • 1842441722 scopus 로고    scopus 로고
    • Count on TCP offload engines
    • L. Gwennap, "Count on TCP Offload Engines," EETimes, 2001; http://www.eetimes.com/semi/c/ip/OEG20010917S0051.
    • (2001) EETimes
    • Gwennap, L.1
  • 8
    • 1642348094 scopus 로고    scopus 로고
    • TCP servers: Offloading TCP processing in internet servers
    • tech. report DCS-TR-481, Dept. of Computer Science, Rutgers Univ., Mar.
    • M. Rangarajan et al., TCP Servers: Offloading TCP Processing in Internet Servers, tech. report DCS-TR-481, Dept. of Computer Science, Rutgers Univ., Mar. 2002.
    • (2002)
    • Rangarajan, M.1
  • 9
    • 0038306396 scopus 로고    scopus 로고
    • A 10GHz TCP offload accelerator for 10Gbps ethernet in 90nm dual-VT CMOS
    • IEEE Press
    • Y. Hoskote et al., "A 10GHz TCP Offload Accelerator for 10Gbps Ethernet in 90nm Dual-VT CMOS," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC 03), IEEE Press, 2003, pp. 258-268.
    • (2003) Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC 03) , pp. 258-268
    • Hoskote, Y.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.