Exploiting global knowledge to achieve self-tuned congestion control for k-ary n-cube networks

IEEE Transactions on Parallel and Distributed Systems

Volumn 15, Issue 3, 2004, Pages 257-272

  Thottethodi, Mithuna ^a   Lebeck, Alvin R ^b   Mukherjee, Shubhendu S ^c  

^a PURDUE UNIVERSITY   (United States)

^b Duke University   (United States)

^c INTEL CORPORATION   (United States)

Author keywords

ary n cubes; Congestion control; Global information; Interconnection networks; Self tuning; Wormhole

Indexed keywords

COMPUTER SIMULATION; COMPUTER SYSTEM RECOVERY; CONGESTION CONTROL (COMMUNICATION); INTERCONNECTION NETWORKS; KNOWLEDGE BASED SYSTEMS; LOCAL AREA NETWORKS; PACKET SWITCHING; WIDE AREA NETWORKS;

GLOBAL INFORMATION; K-ARY N-CUBE NETWORKS; PACKET INJECTION; SELF-TUNING; SOURCE THROTTLING; WORMHOLE NETWORKS;

MULTIPROCESSING SYSTEMS;

EID: 1842478915     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2004.1264810     Document Type: Article

References (33)

1. D. Basak and D.K. Panda, "Alleviating Consumption Channel Bottleneck in Wormhole-Routed k-Ary n-Cube Systems," IEEE Trans. Parallel and Distributed Systems, vol. 9, no. 5, pp. 481-496. May 1998.
2. E. Baydal, P. Lopez, and J. Duato, "A Simple and Efficient Mechanism to Prevent Saturation in Wormhole Networks," Proc. 14th Int'l Parallel and Distributed Processing Symp., pp. 617-622, 2000.
3. L.S. Brakmo and L.L. Peterson, "TCP Vegas: End to End Congestion Avoidance on Global Internet," J. Selected Areas in Comm., vol. 13, no. 8, pp. 1465-1480, Oct. 1995.
4. W.J. Dally, "Virtual-Channel Flow Control," IEEE Trans. Parallel and Distributed Systems, vol. 3, no. 2, pp. 194-205, Feb. 1992.
5. W.J. Dally and H. Aoki, "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 4, pp. 466-475, Apr. 1993.
6. W.J. Dally and C.L. Seitz, "The TORUS Routing Chip," J. Distributed Computing, vol. 1, no. 3, pp. 187-196, Oct. 1986.
7. W.J. Dally and C.L. Seitz, "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks," IEEE Trans. Computers, vol. 36, no. 5, pp. 547-553, May 1987.
8. K. Diefendorff, "Power4 Focuses on Memory Bandwidth," Microprocessor Report, 13, no. 13, Oct. 1999.
9. J. Duato, "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 12, pp. 1320-1331, Dec. 1993.
10. J.S. Emer, "Simultaneous Multithreading: Multiplying Alpha Performance," Microprocessor Forum, Oct. 1999.
11. S. Floyd, "TCP and Explicit Congestion Notification," ACM Computer Comm. Rev., vol. 24, no. 5, pp. 10-23, Oct. 1994.
12. S. Floyd and V. Jacobson, "Random Early Detection Gateways for Congestion Avoidance," IEEE/ACM Trans. Networking, vol. 1, no. 4, pp. 397-413, Aug. 1993.
13. M. Galles, "SPIDER: A High Speed Network Interconnect," IEEE Micro, vol. 17, no. 1, pp. 34-39, Jan./Feb. 1997.
14. P.T. Gaughan and S. Yalamanchili, "Adaptive Routing Protocols for Hypercube Interconnection Networks," Computer, pp. 12-22, May 1993.
15. HIPPI Standards Committee, "High-Performance Parallel Interface-6400 Mbit/s Physical Layer (HIPPI-6400-PH)," http://www.hippi.org/c6400PH.html, 2003.
16. V. Jacobson, "Congestion Avoidance and Control," Proc. ACM SIGCOMM '88 Symp., pp. 314-329, Aug. 1988.
17. R. Jain, "Congestion Control and Traffic Management in ATM Networks: Recent Advances and a Survey," Computer Networks and ISDN Systems, Oct. 1996.
18. P. Kermani and L. Kleinrock, "Virtual Cut-through: A New Computer Communication Switching Technique," Computer Networks, vol. 3, pp. 267-286, 1979.
19. J.H. Kim, Z. Liu, and A.A. Chien, "Compressionless Routing: A Framework for Adaptive and Fault-Tolerant Routing," Proc. 21st Int'l Symp. Computer Architecture, Apr. 1994.
20. K.V. Anjan and T.M. Pinkston, "An Efficient, Fully Adaptive Deadlock Recovery Scheme: Disha," Proc. 22nd Ann. Int'l Symp. Computer Architecture, pp. 201-210, June 1995.
21. J. Laudon and D. Lenoski, "The SGI Origin: A ccNUMA Highly Scalable Server," Proc. 24th Int'l Symp. Computer Architecture, pp. 241-251, June 1997.
22. P. Lopez, J.M. Martinez, and J. Duato, "DRIL: Dynamically Reduced Message Injection Limitation Mechanism for Wormhole Networks," Proc. Int'l Conf. Parallel Processing, pp. 535-542, Aug. 1998.
23. P. Lopez, J.M. Martinez, J. Duato, and F. Petrini, "On the Reduction of Deadlock Frequency by Limiting Message Injection in Wormhole Networks," Proc. Parallel Computer Routing and Comm. Workshop, June 1997.
24. L.-S. Peh and W.J. Dally, "Flit-Reservation Flow Control," Proc. Sixth Int'l Symp. High Performance Computer Architecture, pp. 73-84, Jan. 2000.
25. G.F. Pfister and V.A. Norton, "Hot-Spot Contention and Combining in Multistage Interconnection Networks," IEEE Trans. Computers, vol. 34, no. 10, pp. 943-948, Oct. 1985.
26. K.K. Ramakrishnan and R. Jain, "A Binary Feedback Scheme for Congestion Avoidance in Computer Networks," ACM Trans. Computer Systems, vol. 8, no. 2, pp. 158-181, 1990.
27. D.J. Scales, K. Gharachorloo, and C.A. Thekkath, "Shasta: A Low Overhead, Software-Only Approach for Supporting Fine-Grain Shared Memory," Proc. Seventh Symp. Architectural Support for Programming Languages and Operating Systems, pp. 174-185, 1996.
28. I. Schoinas, B. Falsafi, A.R. Lebeck, S.K. Reinhardt, J.R. Larus, and D.A. Wood, "Fine-Grain Access Control for Distributed Shared Memory," Proc. Sixth Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 297-306, 1994.
29. S. Scott and G. Sohi, "The Use of Feedback in Multiprocessors and Its Application to Tree Saturation Control," IEEE Trans. Parallel and Distributed Systems, vol. 1, no. 4, pp. 385-398, Oct. 1990.
30. S.L. Scott, "Synchronization and Communication in the T3E Multiprocessor," Proc. Seventh Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 26-36, Oct. 1996.
31. A. Smai and L. Thorelli, "Global Reactive Congestion Control in Multicomputer Networks," Proc. Fifth Int'l Conf. High Performance Computing, pp. 179-186, 1998.
32. "The Superior Multiprocessor Architecture (SMART) Interconnects Groups" FlexSim, Electrical Eng.-Systems Dept., Univ. of Southern California, http://www.usc.edu/dept/ceng/pinkston/tools.html, 2003.
33. S. Warnakulasuriya and T.M. Pinkston, "Characterization of Deadlocks in Interconnection Networks," Proc. 11th Int'l Parallel Processing Symp., Apr. 1997.