Novel three-level SVPWM algorithm considering neutral-point control and narrow-pulse elimination and dead-time compensation

Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering

Volumn 25, Issue 6, 2005, Pages 60-66

  Jin, Shun ^a   Zhong, Yan Ru ^a  

^a XI'AN UNIVERSITY OF TECHNOLOGY   (China)

Author keywords

Dead time; Electric power electronics; Narrow pulse; Neutral point potential; Three level inverter

Indexed keywords

DIGITAL SIGNAL PROCESSING; HARMONIC ANALYSIS; POWER ELECTRONICS; PULSE WIDTH MODULATION;

DEAD TIME COMPENSATION; NARROW PULSE; NEUTRAL POINT POTENTIAL; THREE LEVEL INVERTER;

ELECTRIC INVERTERS;

EID: 17944368882     PISSN: 02588013     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Article

References (13)

1. Nikola Celanovic. A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters[J]. IEEE Trans. on Power Electron, 2000, 15(2): 242-249.
2. Jae-Hyeong Sun, Chang-Ho Choi, Dong-Seok Hyun. A new simplified space-vector PWM method for three-level inverters [C]. APEC'99, 1999: 515-520.
3. Chung D W. Unified voltage modulation technique for real-time three-phase power conversion [J]. IEEE Trans. on Applicat, 1998, 34(2): 374-380.
4. Weng Haiqing, Sun Xudong, Liu Congwei, et al. Improvement on DC-Voltage balance control method of three-level inverter[J]. Proceedings of the CSEE, 2002, 22(9): 94-97.
5. Yo-Han Lee, Rae-Young Kim, Dong-Seok Hyun. A novel SVPWM strategy considering DC-link balancing for a multi-level voltage source inverter[C]. APEC'99, 1999: 509-514.
6. Hyo L. Liu, Gyu H. Cho. Three-level space vector PWM in low index modulation region avoiding narrow pulse problem[J]. IEEE Trans. on Power Electron. 1994, 9(5): 481-485.
7. Lee Y H. A novel PWM scheme for a three-level voltage source inverter with GTO thyristors[J]. IEEE Trans. Applicat, 1996, 32: 260-268.
8. Roberto Rojas, Tokuo Hnishi. An improved voltage vector control method for neutral-point-clamped inverters[J]. IEEE Trans. Power. Electron, 1995, 10: 666-672.
9. Hyo L Liu, Nan S Choi, Gyu H Cho. DSP based space vector PWM for three-level inverter with DC-link voltage balancing [C]. IECON'91, 1991: 197-203.
10. Song Qiang, Liu Wenhua. A neutral-point potential balancing algorithm for three-level NPC inverters by using analytically injected zero-sequence voltage[J]. Proceedings of the CSEE, 2004, 24(5): 58-62.
11. Jin Shun, Zhong Yanru, Ming Zhengfeng et al. A three-level PWM method of neutral-point balancing and narrow-pulse elimination [J]. Proceedings of the CSEE, 2003, 23(10): 114-118.
12. Zhao Zhengyi, Yang Chao, Zhao Liangbing. Research on two snubbers for three-level IGBT converters[J]. Proceedings of the CSEE, 2000, 20(12): 42-46.
13. Wu Hongyang, Deng Yan, He Xiangning, A novel passive lossless snubber for multilevel inverters[J]. Proceedings of the CSEE, 2002, 22(10): 71-76.