An area- and energy-efficient asynchronous booth multiplier for mobile devices

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2004, Pages 18-25

  Hensley, Justin ^a   Lastra, Anselmo ^a   Singh, Montek ^a  

^a Brooks Computer Science Building   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOOTH MULTIPLIERS; COUNTERFLOW ORGANIZATIONS; HANDHELD MULTIMEDIA DEVICES; SPICE SIMULATION;

ASYNCHRONOUS TRANSFER MODE; COMPUTER SIMULATION; CRYPTOGRAPHY; ELECTRIC POTENTIAL; ENERGY EFFICIENCY; MULTIMEDIA SYSTEMS; ROBUSTNESS (CONTROL SYSTEMS); SIGNAL PROCESSING; THREE DIMENSIONAL COMPUTER GRAPHICS;

MOBILE TELECOMMUNICATION SYSTEMS;

EID: 17644402158     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2004.1347892     Document Type: Conference Paper

References (19)

1. V. Bartlett and E. Grass. A low-power concurrent multiplier-accumulator using conditional evaluation. ICECS 1999, pages 629 -633, 1999.
2. C. H. K. v. Berkel, M. B. Josephs, and S. M. Nowick. Scanning the technology: Applications of asynchronous circuits. Proceedings of the IEEE, 87(2):223-233, Feb. 1999.
3. A. Davis and S. M. Nowick. Asynchronous circuit design: Motivation, background, and methods. In G. Birtwistle and A. Davis, editors, Asynchronous Digital Circuit Design, Workshops in Computing, pages 1-49. Springer-Verlag, 1995.
4. A. Efthymiou, W. Suntiamorntut, J. Garside, and L. Brackenbury. An asynchronous, iterative implementation of the original booth multiplication algorithm. ASYNC 2004, pages 207-215, 2004.
5. S. B. Furber and J. Liu. Dynamic logic in four-phase micropipelines. In Proc. Int. Symp. on Advanced Research in Asynchronous Circuits and Systems. IEEE Computer Society Press, Mar. 1996.
6. R. Gonzalez and M. Horowitz. Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits, 31(9):1277-1284, Sept. 1996.
7. M. Kameyama, Y. Kato, H. Fujimpto, H. Negishi, Y. Kodama, Y. Inoue, and H. Kawai. 3d graphics Isi core for mobile phone 'z3d'. Proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on Graphics Hardware, pages 60-67, 2003.
8. D. Kearney and N. Bergmann. Bundled data asynchronous multipliers with data dependent computation times. ASYNC'97, pages 186 -197, 1997.
9. K. Killpack, E. Mercer, and C. Meyers. A standard-cell self-timed multiplier for energy and area critical synchronous systems. ARVLSI 2001, 2001.
10. D.-W. Kim and D.-K. Jeong. A 3232 self-timed multiplier with early completion. AP-ASIC'99, pages 319-322, 1999.
11. 2: A Metric For Time and Energy Efficiency of Computation. Kluwer Academic Publishers, 2001. http://caltechcstr.library.caltech.edu/archive/ 00000308.
12. A. J. Martin. Towards an energy complexity of computation. Information Processing Letters, 77:181-187, 2001.
13. C. L. Seitz. System timing. In C. A. Mead and L. A. Conway, editors, Introduction to VLSI Systems, chapter 7. Addison-Wesley, 1980.
14. M.-C. Shin, S.-H. Kang, and I.-C. Park. An area-efficient iterative modified-booth multiplier based on self-timed clocking. ICCD 2001, pages 511-512, 2001.
15. M. Singh and S. M. Nowick. Fine-grain pipelined asynchronous adders for high-speed DSP applications. In Proceedings of the IEEE Computer Society Workshop on VLSI, pages 111-118. IEEE Computer Society Press, Apr. 2000.
16. R. F. Sproull, I. E. Sutherland, and C. E. Molnar. The counterflow pipeline processor architecture. IEEE Design & Test of Computers, 11(3):48-59, Fall 1994.
17. C. Tristram. It's time for clockless chips. Technology Review Magazine, 104(8):36-41, Oct. 2001. http://www.technologyreview.com/magazine/oct01/ tristram2.asp.
18. Y. Wang, Y. Jiang, and E. Sha. On area-efficient low power array multipliers. ICECS 2001, pages 1429-1432, 2001.
19. T. E. Williams. Self-Timed Rings and their Application to Division. PhD thesis, Stanford University, June 1991.