OS and compiler considerations in the design of the IA-64 architecture

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 35, Issue 11, 2000, Pages 212-221

  Zahir, Rumi ^a   Ross, Jonathan ^b   Morris, Dale ^b   Hess, Drew ^c  

^a INTEL CORPORATION   (United States)

^b HEWLETT PACKARD COMPANY   (United States)

^c Lucas Digital Ltd   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 17544382727     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/356989.357009     Document Type: Article

References (30)

1. Abraham S.G., R.A. Sugumar, D. Windheiser, B.R. Rau and R. Gupta, "Predictability of Load/Store Instruction Latencies," Proceedings of the 26th Annual International Symposium on Microarchitecture, November 1993.
2. Advanced Micro Devices, Am29000 32-Bit Streamlined Instruction Processor Users Manual, 1988.
3. Calder B., D. Grunwald and B. Zorn, "Quantifying Behavioral Differences Between C and C++ Programs," Journal of Programming Languages, pp. 313-351, Vol. 2, No. 4, 1994.
4. Chang P.P., N.J. Warter, S.A. Mahlke, W.Y. Chen, and W.W. Hwu, "Three Architectural Models for Compiler-Controlled Speculative Execution," IEEE Transactions on Computers, Vol. 44, No. 4, April 1995, pp. 481-494.
5. Chow F.C., "Minimizing Register Usage Penalty at Procedure Calls," Proceedings of the SIGPLAN Conference on Programming Language Design and Implementation, June 1988.
6. Deutsch A., "Interprocedural may-alias analysis for pointers: Beyond k-limiting," Proc. of the ACM SIGPLAN '94 Conference on Programming Language Design and Implementation, pp. 230-241 (June 1994).
7. Ebcioglu K., E.R. Altman, "DAISY: Dynamic Compilation for 100% Architectural Compatibility," 24th Annual International Symposium on Computer Architecture, pp. 26-37 (June 1997).
8. Ertl M.A., A. Krall, "Delayed Exceptions - Speculative Execution of Trapping Instructions," URL: http://www.comp-lang.tuwien.ac.at/papers/ertl-krall94cc.ps.gz, in Compiler Construction (CC '94), Springer LNCS 7861994, pp.158-171, (April 1994).
9. Gallagher D.M., W.Y. Chen, S.A. Mahlke, J.C. Gyllenhaal, and W.W. Hwu, "Dynamic Memory Disambiguation Using the Memory Conflict Buffer," Proceedings of the 6th International Conference on Architecture Support for Programming Languages and Operating Systems (ASPLOS-VI), pp. 183-195 (October 1994).
10. Gharachorloo K., A. Gupta, and J. Hennessy, "Two Techniques to Enhance the Performance of Memory Consistency Models," Proceedings of the 1991 International Conference on Parallel Processing, Vol. I, Architecture, pp. 355-364, CRC Press (August 1991).
11. Hennessy J.L. and D. A. Patterson, Computer Architecture - A Quantitative Approach, Published by Morgan Kaufman, Second Edition, p.306 (1996).
12. Hewlett Packard Company, "PA-RISC 2.0 Architecture", URL: http://devresource.hp.com/devresource/Docs/Refs/ PA2_0 (1995).
13. Ho W., W-C. Chang and L.H. Leung, "Optimizing the Performance of Dynamically-Linked Programs," Proceedings of the Winter USENIX Technical Conference (January 1995).
14. Intel Corporation, "IA-64 Architecture Software Developer's Manual", Volumes I-IV, URL: http://developer.intel.com/ design/ia-64/manuals/index.htm (January 2000).
15. Intel Corporation, "IA-64 Software Conventions & Runtime Architecture Guide," URL: http://developer.intel.com/design/ ia-64/downloads/245358.htm (January 2000).
16. Intel Corporation, "Intel Architecture Software Developer's Manual," URL: http://developer.intel.com/design/PentiumIII/ manuals/, Vol. 1-3 (2000).
17. International Business Machines Inc., The PowerPC Architecture: A Specification for a New Family of RISC Processors, Published by Morgan Kaufman (1997).
18. Keller J., "The 21264: A Superscalar Alpha Processor with Out-of-Order Execution," URL: http://www.digital.com/info/ semiconductor/a264upl/index.html, Microprocessor Forum (October 1996).
19. Lam M.S. and R.P. Wilson, "Limits of Control Flow on Parallelism," Proceedings of the 19th Annual International Symposium on Computer Architecture, pp. 47-57 (1992).
20. Leibholz D. and R. Razdan, "The Alpha 21264: A 500 MHz Out-of-Order Execution Microprocessor," URL: http:// www.computer.org/proceedings/compcon/7804/ 78040028abs.htm, Proceedings of COMPCON (1997).
21. Lesartre G. and D. Hunt, "PA-8500: The Continuing Evolution of the PA-8000 Family," URL: http://www.hp.com/ahp/ framed/technology/micropro/pa-8500/docs/8500.html, Proceedings of COMPCON, (1997).
22. Mahlke S.A., W.Y. Chen, R.A. Bringmann, R.E. Hank, and W.W. Hwu, "Sentinel Scheduling: A Model for Compiler-Controlled Speculative Execution," ACM Transactions on Computer Systems, Vol. 11, No. 4, pp. 376-408 (November 1993).
23. Muchnick S., Advanced Compiler Design and Implementation, Chapter 17.3, Published by Morgan Kaufman (1997).
24. Papworth D.B., "Tuning the Pentium Pro Microarchitecture," IEEE Micro, Vol. 16, No. 2, pp. 8-15 (April 1996).
25. Schlansker M.S. and B.R. Rau, "EPIC: Explicitly Parallel Instruction Computing," Computer, pp. 37-45 (February 2000).
26. ™ Processor Microarchitecture Overview," URL: http://developer.intel.com/design/IA-64/microarch_ovw/index.htm (October 1999).
27. Silberschatz A., J. Peterson, P. Galvin, Operating System Concepts, 4th Edition, Addison Wesley (1994).
28. SPARC International, Inc., "SPARC V9 (64-Bit SPARC) Architecture Book", URL: http://www.sparc.com/standards.html (1999).
29. Srinivasan S.T. and A.R. Lebeck, "Load Latency Tolerance In Dynamically Scheduled Processors," ACM/IEEE International Symposium on Microarchitecture (MICRO) (November 1998).
30. Wall D.W., "Register Windows vs. Register Allocation," Proceedings of the SIGPLAN Conference on Programming Language Design and Implementation (June 1988).