An analysis of operating system behavior on a simultaneous multithreaded architecture

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 35, Issue 11, 2000, Pages 245-256

  Redstone, Joshua A ^a   Eggers, Susan J ^a   Levy, Henry M ^a  

^a UNIVERSITY OF WASHINGTON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 17544375881     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/356989.357012     Document Type: Article

References (47)

1. A. Agarwal, J. Hennessy, and M. Horowitz. Cache performance of operating system and multiprogramming workloads. ACM Transactions on Computer Systems, 6(4), May 1988.
2. A. Agarwal, B.-H. Lim, D. Kranz, and J. Kubiatowicz. April: A processor architecture for multiprocessing. In 17th Annual International Symposium on Computer Architecture, June 1990.
3. H. Akkary and M. A. Driscoll. A dynamic multithreading processor. In 31st Annual International Symposium on Microarchitecture, November 1998.
4. L. Barroso, K. Gharachorloo, and E. Bugnion. Memory system characterization of commercial workloads. In 25nd Annual International Symposium on Computer Architecture, July 1998.
5. S. Chapin. Distributed and multiprocessor scheduling. ACM Computing Surveys, 28(1), March 1996.
6. R. Chappell, J. Stark, S. Kim, S. Reinhardt, and Y. Patt. Simultaneous subordinate microthreading (SSMT). In 26th Annual International Symposium on Computer Architecture, May 1999.
7. J. B. Chen and B. N. Bershad. The impact of operating system structure on memory system performance. In Symposium on Operating Systems Principals, December 1993.
8. D. Clark and J. Emer. Measurement of the VAX-11/780 translation buffer: Simulation and measurement. ACM Transactions on Computer Systems, 3(1), February 1985.
9. Compaq, http://www.research.digital.com/wrl/projects/ SimOS/. SimOS-Alpha.
10. K. Diefendorff. Compaq chooses SMT for alpha. Microprocessor Report, 13(16), December 6 1999.
11. S. Eggers, J. Emer, H. Levy, J. Lo, R. Stamm, and D. Tullsen. Simultaneous multithreading: A foundation for next-generation processors. IEEE Micro, 17(5), August 1997.
12. R. J. Eickemeyer, R. E. Johnson, S. R. Kunkel, M. S. Squillante, and S. Liu. Evaluation of multithreaded uniprocessors for commercial application environments. In 23nd Annual International Symposium on Computer Architecture, May 1996.
13. N. Gloy, C. Young, J. Chen, and M. Smith. An analysis of dynamic branch prediction schemes on system workloads. In 23nd Annual International Symposium on Computer Architecture, May 1996.
14. A. Gupta, J. Hennessy, K. Gharachorloo, T. Mowry, and W. Weber. Comparative evaluation of latency reducing and tolerating techniques. In 18th Annual International Symposium on Computer Architecture, May 1991.
15. L. Gwennap. MIPS R10000 uses decoupled architecture, October 24 1994.
16. L. Gwennap. Digital 21264 sets new standard. Microprocessor Report, 10(14), October 28 1996.
17. L. Hammond and K. Olukotun. Considerations in the design of Hydra: A multiprocessor-on-a-chip microarchitecture. Technical Report CSL-TR-98-749, Stanford University, Computer Systems Laboratory, February 1998.
18. L. Hammond, M. Willey, and K. Olukotun. Data speculation support for a chip multiprocessor. In 8th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1998.
19. Y. Hu, A. Nanda, and Q. Yang. Measurement, analysis and performance improvement of the apache web server. In Proceedings of the 18th International Performance, Computing and Communications Conference, February 1999.
20. J. Laudon, A. Gupta, and M. Horowitz. Interleaving: A multithreading technique targeting multiprocessors and workstations. In 6th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1994.
21. J. Lo, L. Barroso, S. Eggers, K. Gharachorloo, J. Levy, and S. Parekh. An analysis of database workload performance on simultaneous multithreading processors. In 25nd Annual International Symposium on Computer Architecture, June 1998.
22. J. Lo, S. Eggers, J. Emer, H. Levy, R. Stamm, and D. Tullsen. Converting thread-level parallelism into instruction-level parallelism via simultaneous multithreading. ACM Transactions on Computer Systems, 15(2), August 1997.
23. J. Lo, S. Eggers, H. Levy, S. Parekh, and D. Tullsen. Tuning compiler optimizations for simultaneous multithreading. In 30th Annual International Symposium on Microarchitecture, December 1997.
24. J. Lo, S. Parekh, S. Eggers, H. Levy, and D. Tullsen. Software-directed register deallocation for simultaneous multithreading processors. IEEE Transactions on Parallel and Distributed Systems, 10(9), September 1999.
25. A. Maynard, C. Donnelly, and B. Olszewski. Contrasting characteristics and cache performance of technical and multi-user commercial workloads. In 6th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1994.
26. S. McFarling. Combining branch predictors. Technical report, TN-36, DEC-WRL, June 1993.
27. K. Olukotun, L. Hammond, and M. Willey. Improving the performance of speculatively parallel applications on the Hydra CMP. In International Conference on Supercomputing, June 1999.
28. K. Olukotun, B. A. Nayfeh, L. Hammond, K. Wilson, and K. Chang. The case for a single-chip multiprocessor. In 7th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1996.
29. V. Pai, P. Druschel, and W. Zwaenepoel. Flash: An efficient and portable web server. In USENIX Technical Conference, June 1999.
30. S. Parekh, S. Eggers, and H. Levy. Thread-sensitive scheduling for smt processors. Technical report, Department of Computer Science & Engineering, University of Washington, 2000.
31. R. Radhakrishnan and F. Rawson. Characterizing the behavior of Windows NT web server workloads using processor performance counters. In First Workshop on Workload Characterization, November 1999.
32. J. Reilly. SPEC describes SPEC95 products and benchmarks. September 1995. http://www.specbench.org/.
33. M. Rosenblum, E. Bugnion, S. Herrod, E. Witchel, and A. Gupta. The impact of architectural trends on operating system performance. In Symposium on Operating Systems Principals, December 1995.
34. M. Rosenblum, S. Herrod, E. Witchel, and A. Gupta. Complete computer simulation: The SimOS approach. IEEE Parallel and Distributed Technology, 3(4), Winter 1995.
35. U. Sigmund and T. Ungerer. Memory hierarchy studies of multimedia-enhanced simultaneous multithreaded processors for MPEC-2 video decompression. In Workshop on Multi-Threaded Execution, Architecture and Compilation, January 2000.
36. A. Snavely and D. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading architecture. In 9th International Conference on Architectural Support for Programming Languages and Operating Systems, November 2000.
37. A. Sohn, Y. Kodama, J. Ku, M. Sato, H. Sakane, H. Yamana, S. Sakai, and Y. Yamaguchi. Fine-grain multithreading with the EM-X multiprocessor. In 9th Annual Symposium on Parallel Algorithms and Architectures, June 1997.
38. SPECWeb. An explanation of the SPECWeb96 benchmark, 1996. http://www.specbench.org/.
39. J. Torrellas, A. Gupta, and J. Hennessy. Characterizing the caching and synchronization performance of a multiprocessor operating system. In 5th International Conference on Architectural Support for Programming Languages and Operating Systems, September 1992.
40. J. Torrellas, C. Xia, and R. Daigle. Optimizing instruction cache performance for operating system intensive workloads. In 5th International Conference on Architectural Support for Programming Languages and Operating Systems, January 1995.
41. D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In 23nd Annual International Symposium on Computer Architecture, May 1996.
42. D. Tullsen, S. Eggers, and H. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In 22nd Annual International Symposium on Computer Architecture, June 1995.
43. D. Tullsen, J. Lo, S. Eggers, and H. Levy. Supporting fine-grain synchronization on a simultaneous multithreaded processor. In Fifth International Conference on High-Performance Computer Architecture, January 1999.
44. B. Verghese, S. Devine, A. Gupta, and M. Rosemblum. Operating system support for improving data locality on CC-NUMA compute servers. In 7th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1996.
45. S. Wallace, B. Calder, and D. Tullsen. Threaded multiple path execution. In 25nd Annual International Symposium on Computer Architecture, June 1998.
46. C. Xia and J. Torrellas. Improving the data cache performance of multiprocessor operating systems. In Proceedings of the Second International Symposium on High-Performance Computer Architecture), February 1996.
47. C. Zilles, J. Emer, and G Sohi. The use of multithreading for exception handling. In 32nd Annual International Symposium on Microarchitecture, November 1999.