1.1 V low-power ∑Δ modulator for 14-bit, 16 KHz A/D conversion using a new low-voltage class-AB Op-amp

Analog Integrated Circuits and Signal Processing

Volumn 43, Issue 1, 2005, Pages 31-38

  Muñoz, Fernando Muñoz ^a   Vegaleal, Alfredo Pérez ^a   Carvajal, R G ^a   Torralba, A ^a   Tombs, J ^a   Ramirez Angulo J ^b  

^a UNIVERSIDAD DE SEVILLA   (Spain)

^b Horeshoe Cir Jett Hall   (United States)

Author keywords

A D conversion; Analog to digital; Low power; Low voltage; Sigma delta modulator

Indexed keywords

A/D CONVERSION; ANALOG-TO-DIGITAL; LOW-POWER; LOW-VOLTAGE; SIGMA-DELTA MODULATORS;

ANALOG TO DIGITAL CONVERSION; ATTENUATION; CAPACITORS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC POTENTIAL; MATHEMATICAL MODELS; NATURAL FREQUENCIES; OPERATIONAL AMPLIFIERS; SIGNAL TO NOISE RATIO; TRANSISTORS;

MODULATORS;

EID: 17444374636     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10470-005-6568-9     Document Type: Article

References (21)

1. Y. Matsuya and I. Yamada, "1 V power supply, low-power consumption A/D conversion technique with swing-suppression noise shaping." IEEE J. of Solid-State Circuits, vol. 29, no. 12, pp. 1524-1530, 1994.
2. J. Crols and M. Steyaert, "Switched-opamp: An approach to realize full CMOS switched capacitor circuits at very low power supply voltages." IEEE J. of Solid-State Circuits, vol. 29, no. 8, pp. 936-942, 1994.
3. A. Baschirotto and R. Castello, "A IV 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swing." IEEE J. of Solid-State Circuits, vol. 32, no. 12, pp. 1979-1986, 1997.
4. V. Peluso, P. Vancorenland, A.M. Marques, M.S.J. Steyaert, and W. Sansen, "A 900-mV low-power Δ Σ A/D converter with 77-dB dynamic range." IEEE J. Solid-State Circuits, vol 33, no. 12, pp. 1887-1897, 1998.
5. S. Au and B. H. Leung, "A 1.95-V, 0.34-mW, 12-b Sigma-Delta modulator stabilized by local feedback loops." IEEE J. Solid-State Circuits, vol. 32, no. 3, pp. 321-328, 1997.
6. S. Rabii and B. A. Wooley, "A 1.8-V digital-audio Sigma-Delta modulator in 0.8-μm CMOS." IEEE J. Solid-State Circuits, vol. 32, no. 6, pp. 783-796, 1997.
7. T.L. Brooks, D.H. Robertson, D.F. Kelly, A. Del Muro, and S.W. Harston, "A cascade Sigma-Delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR." IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1896-1906, 1997.
8. L.A. Williams III and B.A. Wooley, "MIDAS- A functional simulator for mixed digital and analog sampled systems," in Proc. of the 1992 IEEE Int. Symp. Circuits Systems, May 1992, pp. 2148-2151.
9. B.E. Boser and B.A. Wooley, "The design of sigma-delta modulation analog-to-digital converters." IEEE J. Solid-State Circuits, vol. 23, pp. 1298-1308, 1988.
10. S. Rabii and B.A. Wooley, The Design of Low-Voltage, Low-power Sigma-Delta Modulators. Kluwer Academic Publishers, 1999.
11. J. Ramírez-Angulo, R.G. Carvajal, J. Tombs, and A. Torralba, "Simple technique for opamp continuous-time 1 V supply operation." Electron. Lett., vol. 35, no. 4, pp. 263-264, 1999.
12. F. Muñoz, A. Torralba, R.G. Carvajal, and J. Ramírez-Angulo, "Two new VHF tunable CMOS low-voltage linear transconductors and their application to HF gm-C filter design," in Proc. of the Int. Symp. on Circuits and Systems, Geneva, 2000, vol. V, pp. 173-176.
13. G. Giustolisi, G. Palmisano, and T. Segreto, "A 1.2-V CMOS op-amp with a dynamically biased output stage." IEEE J. of Solid-State Circuits, vol. 35, no. 4, pp. 632-636, 2000.
14. T.B. Cho and P.R. Gray, "A 10b, 20 Msample/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 166-172, 1995.
15. P. Favrat, P. Deval, and M.J. Declercq, "A high-efficiency CMOS voltage doubler." IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 410-416, 1998.
16. L.J. Breems, E.J. Van Der Zwan, and I. Huijsing, "A 1.8 m W CMOS Σ Δ modulator with integrated mixer for A/D conversion of IF signals." IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 468-475, 2000.
17. V. Peluso, M.S.J. Steyaert, and W. Sansen, "A 1.5-V 100 μw modulator with 12b dynamic range using the switched-opamp technique," IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 943-952, 1997.
18. E.J. van der Zwan and D.E.C. Dijkmans, "A 0.2 μW CMOS Σ Δ modulator for speech coding with 80 dB dynamic range." IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1873-1880, 1996.
19. I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S. Kosic, J. Cao, and S.-L. Chan, "A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8 × over-sampling ratio." IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1820-1828, 2000.
20. E.J. van der Zwan, "A 2.3-mW CMOS Σ Δ modulator for audio applications," in The Digest of Technical Papers, IEEE International Solid-State Circuits Conference, 6-8 Feb. 1997, pp. 220-221, 461.
21. S. Rabii and B.A. Wooley, "A 1.8 V 5.4 mW digital-audio Σ Δ modulator in 1.2 μm CMOS," in Digest of Technical Papers, IEEE International Solid-State Circuits, 8-10 Feb. 1996, pp. 228-229, 450.