-
1
-
-
84976656147
-
Compiling Fortran 8x array features for the Connection Machine computer system
-
New Haven, CT, July
-
E. Albert, K. Knobe, J. Lukas, and G. Steele, Jr. Compiling Fortran 8x array features for the Connection Machine computer system. In Proceedings of the ACM SIGPLAN Symposium on Parallel Programming: Experience with Applications, Languages, and Systems (PPEALS), New Haven, CT, July 1988.
-
(1988)
Proceedings of the ACM SIGPLAN Symposium on Parallel Programming: Experience with Applications, Languages, and Systems (PPEALS)
-
-
Albert, E.1
Knobe, K.2
Lukas, J.3
Steele Jr., G.4
-
2
-
-
0001160585
-
PFC: A Program to Convert Fortran to Parallel Form
-
K. Hwang, editor, IEEE Computer Society Press, Silver Spring, MD
-
J. R. Allen and K. Kennedy. PFC: A Program to Convert Fortran to Parallel Form. In K. Hwang, editor, Supercomputers: Design and Applications, pages 186-203. IEEE Computer Society Press, Silver Spring, MD, 1984.
-
(1984)
Supercomputers: Design and Applications
, pp. 186-203
-
-
Allen, J.R.1
Kennedy, K.2
-
3
-
-
0009554641
-
The to Vector Microprocessor
-
August
-
Krste Asanović, James Beck, Bertrand Irissou, Brian E. D. Kingsbury, Nelson Morgan, and John Wawrzynek. The TO Vector Microprocessor. In Proceedings of Hot Chips VII, August 1995.
-
(1995)
Proceedings of Hot Chips VII
-
-
Asanović, K.1
Beck, J.2
Irissou, B.3
Kingsbury, B.E.D.4
Morgan, N.5
Wawrzynek, J.6
-
4
-
-
0005093588
-
Scalar expansion in PFC: Modifications for Parallelization
-
Dept. of Computer Science, Rice University, October
-
D. Callahan and P. Havlak. Scalar expansion in PFC: Modifications for Parallelization. Supercomputer Software Newsletter 5, Dept. of Computer Science, Rice University, October 1986.
-
(1986)
Supercomputer Software Newsletter 5
-
-
Callahan, D.1
Havlak, P.2
-
6
-
-
0003235643
-
Pentium III = Pentium II + SSE
-
March
-
Keith Diefendorff. Pentium III = Pentium II + SSE. Microprocessor Report, 13(3):1,6-11, March 1999.
-
(1999)
Microprocessor Report
, vol.13
, Issue.3
, pp. 1
-
-
Diefendorff, K.1
-
7
-
-
0001948133
-
Sony's Emotionally Charged Chip
-
April
-
Keith Diefendorff. Sony's Emotionally Charged Chip. Microprocessor Report, 13(5):1,6-11, April 1999.
-
(1999)
Microprocessor Report
, vol.13
, Issue.5
, pp. 1
-
-
Diefendorff, K.1
-
8
-
-
0031233007
-
How Multimedia Workloads Will Change Processor Design
-
September
-
Keith Diefendorff and Pradeep K. Dubey. How Multimedia Workloads Will Change Processor Design. IEEE Computer, 30(9):43-45, September 1997.
-
(1997)
IEEE Computer
, vol.30
, Issue.9
, pp. 43-45
-
-
Diefendorff, K.1
Dubey, P.K.2
-
9
-
-
84938015829
-
The Illiac IV Computer
-
August
-
G. H. Barnes, R. Brown, M. Kato, D. J. Kuck, D. L. Slotnick, and R. A. Stokes. The Illiac IV Computer. IEEE Transactions on Computers, C(17):746-757, August 1968.
-
(1968)
IEEE Transactions on Computers
, vol.C
, Issue.17
, pp. 746-757
-
-
Barnes, G.H.1
Brown, R.2
Kato, M.3
Kuck, D.J.4
Slotnick, D.L.5
Stokes, R.A.6
-
10
-
-
0003306927
-
AltiVec Vectorizes PowerPC
-
May
-
Linley Gwennap. AltiVec Vectorizes PowerPC. Microprocessor Report, 12(6):1,6-9, May 1998.
-
(1998)
Microprocessor Report
, vol.12
, Issue.6
, pp. 1
-
-
Gwennap, L.1
-
11
-
-
3743061467
-
MicroUnity's MediaProcessor Architecture
-
Aug
-
Craig Hansen. MicroUnity's MediaProcessor Architecture. IEEE Micro, 16(4):34-41, Aug 1996.
-
(1996)
IEEE Micro
, vol.16
, Issue.4
, pp. 34-41
-
-
Hansen, C.1
-
12
-
-
85027612984
-
Dependence Graphs and Compiler Optimizations
-
Williamsburg, VA, Jan
-
D.J. Kuck, R.H. Kuhn, D. Padua, B. Leasure, and M. Wolfe. Dependence Graphs and Compiler Optimizations. In Proceedings of the 8th ACM Symposium on Priciples of Programming Languages, pages 207-218, Williamsburg, VA, Jan 1981.
-
(1981)
Proceedings of the 8th ACM Symposium on Priciples of Programming Languages
, pp. 207-218
-
-
Kuck, D.J.1
Kuhn, R.H.2
Padua, D.3
Leasure, B.4
Wolfe, M.5
-
16
-
-
0002449750
-
Subword Parallelism with MAX-2
-
Aug
-
Ruby Lee. Subword Parallelism with MAX-2. IEEE Micro, 16(4):51-59, Aug 1996.
-
(1996)
IEEE Micro
, vol.16
, Issue.4
, pp. 51-59
-
-
Lee, R.1
-
17
-
-
0026218871
-
Evaluation of Fortran Vector Compilers and Preprocessors
-
September
-
Glenn Luecke and Waqar Haque. Evaluation of Fortran Vector Compilers and Preprocessors. Software - Practice and Experience, 21(9), September 1991.
-
(1991)
Software - Practice and Experience
, vol.21
, Issue.9
-
-
Luecke, G.1
Haque, W.2
-
18
-
-
0041606016
-
VIS Speeds New Media Processing
-
Aug
-
Marc Tremblay and Michael O'Connor and Venkatesh Narayanan and Liang He. VIS Speeds New Media Processing. IEEE Micro, 16(4):10-20, Aug 1996.
-
(1996)
IEEE Micro
, vol.16
, Issue.4
, pp. 10-20
-
-
Tremblay, M.1
O'Connor, M.2
Narayanan, V.3
He, L.4
-
20
-
-
0002517538
-
MMX Technology Extension to Intel Architecture
-
Aug
-
Alex Peleg and Uri Weiser. MMX Technology Extension to Intel Architecture. IEEE Micro, 16(4):42-50, Aug 1996.
-
(1996)
IEEE Micro
, vol.16
, Issue.4
, pp. 42-50
-
-
Peleg, A.1
Weiser, U.2
-
22
-
-
0034446947
-
Bitwidth Analysis with Application to Silicon Compilation
-
Vancouver, BC, June
-
Mark Stephenson, Jonathon Babb, and Saman Amarasinghe. Bitwidth Analysis with Application to Silicon Compilation. In Proceedings of the SIGPLAN '00 Conference on Programming Language Design and Implementation, Vancouver, BC, June 2000.
-
(2000)
Proceedings of the SIGPLAN '00 Conference on Programming Language Design and Implementation
-
-
Stephenson, M.1
Babb, J.2
Amarasinghe, S.3
-
23
-
-
84976692695
-
SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers
-
December
-
R. P. Wilson, R. S. French, C. S. Wilson, S. P. Amarasinghe, J. M. Anderson, S. W. K. Tjiang, S.-W. Liao, C.-W. Tseng, M. W. Hall, M. S. Lam, and J. L. Hennessy. SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers. ACM SIGPLAN Notices, 29(12):31-37, December 1994.
-
(1994)
ACM SIGPLAN Notices
, vol.29
, Issue.12
, pp. 31-37
-
-
Wilson, R.P.1
French, R.S.2
Wilson, C.S.3
Amarasinghe, S.P.4
Anderson, J.M.5
Tjiang, S.W.K.6
Liao, S.-W.7
Tseng, C.-W.8
Hall, M.W.9
Lam, M.S.10
Hennessy, J.L.11
|