Sequential synthesizable embedded programmable logic cores for system-on-chip

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2004, Pages 435-438

  Yan, Andy ^a   Wilton, Steven J E ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; FIELD PROGRAMMABLE GATE ARRAYS; LOGIC CIRCUITS; OPTIMIZATION; TABLE LOOKUP;

POWER DISTRIBUTION CONTROL; PRODUCT-TERM BLOCK (PTB); PROGRAMMABLE LOGIC CORES (PLC); ROUTING NETWORKS;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 17044398933     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. J. Greenbaum, "Reconfigurable Logic in SoC Systems", Proceedings of the 2002 Custom Integrated Circuits Conference, pp. 5-8.
2. S.J.E. Wilton, R. Saleh, "Programmable Logic IP Cores in SoC Design: Opportunities and Challenges", Proceedings of the 2001Custom Integrated Circuits Conference, pp. 63-66.
3. Actel Corp, "VariCore Embedded Programmable Gate Array Core (EPGA) 0.18μm Family", Datasheet, December 2001.
4. Leopard Logic he, "HyperBlox FP Embedded FPGA Cores", Product Brief, 2002.
5. M2000, Inc, "M2000 FLEXEOStm Configurable IP Core", http://www.m2000.fr.
6. eASIC, "eASIC 0.13μm Core", http://www.easic.com
7. M. Borgatti, F. Lertora, B. Foret, L. Cali, "A Reconfigurable System featuring Dynamically Extensible Embedded Microprocessor, FPGA, and Customisable I/O", IEEE Journal of Solid-State Circuits, vol. 38, no. 3, March 2003, pp. 521-529.
8. T. Vaida, "PLC Advanced Technology Demonstrator TestChipB", Proceedings of the 2001 Custom Integrated Circuits Conference, May 2001, pp. 67-70.
9. N. Kafafi, K. Bozman, S.J.E. Wilton, "Architectures and Algorithms for Synthesizable Embedded Programmable Logic Cores", Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays, Monterey, CA, Feb 2003, pp. 1-9.
10. A. Van, S.J.E. Wilton, "Product Term Embedded Synthesizable Logic Cores", in the IEEE International Conference on Field-Programmable Technology, Tokyo, Japan, Dec. 2003, pp. 162-169.
11. D. Chen, J. Cong, M. Ercegovac, Z. Huang, "Performance-Driven Mapping for CPLD Architectures", ACM International Symposium on Field-Programmable Gate Arrays, Feb 2001, pp. 39-47.
12. J. Cong and Y. Ding, "Combinational Logic Synthesis for LUT Based Field Programmable Gate Array", ACM Trans. Design Automation of Electronic Systems, vol. 1, no. 2, pp. 145-204, April 1996.
13. Mohsen Nahvi, Andre Ivanov, "A Packet Switching Communication-Based Test Access Mechanism for System Chips", in Proceedings of the IEEE European Test Workshop, 2001, pp. 81-86.
14. J.C.H. Wu, V. Aken'Ova, S.J.E. Wilton, R. Saleh, "SoC Implementation Issues for Synthesizable Embedded Programmable Logic Cores", in the Proceedings of the 2003 Custom Integrated Circuits Conference, pp 45-48.