The intrinsic bandwidth requirements of ordinary programs

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 31, Issue 9, 1996, Pages 105-114

  Huang, Andrew S ^a   Shen, John Paul ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 17044379885     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/248209.237163     Document Type: Article

References (19)

1. T. M. Austin and G. S. Sohi, "Dynamic Dependency Analysis of Ordinary Programs", Proc. of 19th ISCA, 1992.
2. Doug Burger, Alain Kagi, and James R. Goodman, "Memory Bandwidth Limitations of Future Microprocessors", Proc. of 23rd ISCA, May 1996.
3. D. Callahan, S Carr, and K. Kennedy, "Improving Register Allocation for Subscripted Variables", Proc. of PLDI, 1990.
4. D. Callahan, K. Kennedy, and A. Porterfield, "Software Prefetching", Proc. of 4th ASPLOS, 1991.
5. S. Carr and K. Kennedy, "Scalar Replacement in the Presence of Conditional Control Flow", Software-Practice and Experience, vol. 24(1), Jan. 1994.
6. T. Chen and J. Baer, "Reducing Memory Latency via Non-blocking and Prefetching Caches", Proc. of 5th ASPLOS, 1992.
7. W. Y. Chen, S. A. Mahlke, P. P. Chang, and W. W. Hwu, "Data Access Microarchitectures for Superscalar Processors with Compiler-Assisted Data Prefetching", Proc. of 25th MICRO, 1991.
8. C. Chi and H. Dietz, "Unified Management of Registers and Cache Using Liveness and Cache Bypass", Proc. of PLDI, 1989.
9. Digital Equipment Corporation, Alpha 21164 Microprocessor Hardware Reference Manual, Part Number. EC-QAEQA-TE, 1994.
10. D. Gannon, W. Jalby, and K. Gallivan, "Strategies for Cache and Local Memory Management by Global Program Transformation", Journal of Parallel and Distributed Computing, vol 5, 1988.
11. G. F. Grohoski, "Machine Organization of the IBM RISC System/6000 Processor", IBM Journal of Research and Development, Vol 34, Num 1, January 1990, pp. 37-58.
12. L. Gwennap, "Digital Leads the Pack with 21164", Microprocessor Report, Vol 8, Num 12, September 12, 1994.
13. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, 1990.
14. A. S. Huang and J. P. Shen, "A Limit Study of Local Memory Requirements Using Value Reuse Profiles", Proc. of 28th Annual Symposium of Microarchitecture, 1995.
15. A. C. Klaiber and H. M. Levy, "An Architecture for Software-Controlled Data Prefetching", Proc. of 18th ISCA, 1991.
16. G. D. McNiven and E. S. Davidson, "Analysis of Memory Referencing Behavior For Design of Local Memories", Proc. of 15th ISCA, 1988.
17. T. C. Mowry, M. S. Lam, and A. Gupta, "Design and Evaluation of a Compiler Algorithm for Prefetching", Proc. of 5th ASPLOS, 1992.
18. Anne Rogers and Kai Li, "Software Support for Speculative Loads", Proc. of 5th ASPLOS, 1992.
19. A. Srivastava and A. Eustace, "ATOM: A System for Building Customized Program Analysis Tools", Proc. of PLDI, 1994.