A comparative study of the suitability of a custom computing machine and a vliw DSP for use in 3G applications

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn , Issue , 2004, Pages 188-193

  Neel, James ^a   Srikanteswara, Srikathyayani ^a   Reed, Jeffrey H ^a   Athanas, Peter M ^b  

^a Mobile and Portable Radio Research Group Blacksburg   (United States)

^b VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE COMPUTING MACHINES (ACM); CUSTOM COMPUTING MACHINES (CCM); DIGITAL SIGNAL PROCESSOR (DSP); TACTICAL ANTI-JAM PROGRAMMABLE SIGNAL PROCESSOR (TAJPSP) PROGRAM;

COMPUTATIONAL COMPLEXITY; FIELD PROGRAMMABLE GATE ARRAYS; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; PROBLEM SOLVING; SIGNAL PROCESSING; WAVEFORM ANALYSIS;

WIRELESS TELECOMMUNICATION SYSTEMS;

EID: 17044362740     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIPS.2005.1579862     Document Type: Conference Paper

References (12)

1. S. Srikanteswara, J. Neel, J. H. Reed, P. M. Athanas "Soft Radio Implementations for 3G and Future High Data Rate Systems" Globecom 2001.
2. J. Mitola, III. Software Radio Architecture: Object Oriented Approaches to Wireless Systems Engineering, John Wiley and Sons, 2000.
3. J. Crocket, "DSP Architectures for Wireless Communications," 1998 International Symposium on Advanced Radio Technologies.
4. R. Bittner Jr., "Wormhole Run-Time Reconfiguration: Conceptualization and VLSI Design of a High Performance Computing System", Ph.D. Dissertation, Virginia Tech, 1996.
5. Berkley Design Technology Inc. www.bdti.com
6. B. Doyle, R. Arghavani, D. Barlage, S. Datta, M. Doczy, J. Kavalieros, A. Muthy, R. Chau. "Transistor Elements for 30nm Physical Gate Length and Beyond" Intel Technology Journal, Volume 6 Issue 2 May 16, 2002.
7. N. H. E. Weste and K. Eshraghian Principles of CMOS VLSI Design: A Systems Perspective, Addison-Welsey Publishing Company, 1993.
8. J. Neel, "Simulation of an Implementation and Evaluation of the Layered Radio Architecture," MS Thesis, Virginia Tech, 2002.
9. S. Srikathyayani. "Design and Implementation of a Soft Radio Architecture for Reconfigurable Platforms," Ph.D. Dissertation, Virginia Tech, 2000.
10. M. Soni, "VLSI Implementation of a Wormhole Run-time Reconfigurable Processor." MS Thesis, Virginia Tech, 2001.
11. TMS320C6201 Data Sheet SPRS051G, November 2000.
12. TMS320C6000 CPU and Instruction Reference Set SPRU189F, October 2000.