Fast Design Space Exploration Method for Reconfigurable Architectures

Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms

Volumn , Issue , 2003, Pages 65-71

  Bossuet, Lilian ^a   Gogniat, Guy ^a   Philippe, Jean Luc ^a  

^a UNIVERSITÉ DE BRETAGNE SUD   (France)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS; FUNCTIONS; GRAPHIC METHODS; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; PRODUCT DESIGN; RANDOM ACCESS STORAGE; SPACE RESEARCH;

SPACE EXPLORATION; SYSTEM ON CHIP (SOC) DEVICES;

COMPUTER ARCHITECTURE;

EID: 1642380588     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. R. Hartenstein. A Decade of Reconfigurable Computing: a Visionary Retrospective. DATE'01, Munich, Germany, 13-16 March, 2001.
2. V. Betz, J. Rose, A. Marquart. Architecture and CAD for Deep Submicron FPGAs. Kluwer Academic Publishers, 1999.
3. L. Lagadec, D. Lavenier, E. Fabiani, B. Pettier. Placing, Routing and Editing Virtual FPGAs. FPL'01, August 2001.
4. U. Nageldinger. Coarse-Grained Reconfigurable Architecture Design Space exploration. Ph.D. Thesis, University of Kaiserlautern, Germany, June 2001.
5. C. A. Moritz, D. Yeung, A. Agarwal. Exploring Optimal Cost-Performance designs for Raw Microprocessors. FCCM'98, Napa, CA, USA, April 1998.
6. Y. Le Moullec, J.P. Diguet, J.L. Philippe. Design Trotter: a Multimedia Embedded Systems Design Space Exploration Tool. In IEEE MMSP'02, Virgin Island, USA, 9-11 December, 2002.
7. Y. Le Moullec, N.Ben Amor, J.P. Diguet, M. Abid, J.L. Philippe. Multi-Granularity Metrics for the Era of Strongly Personalized SOCs. DATE 03, Munich, Germany, 3-7 March, 2003.
8. J. P. Diguet, G. Gogniat, P. Danielo, M. Auguin, J.L Philippe. The SPF model. FDL'00, Tübingen, Germany, September, 2000.
9. L. Bossuet, G. Gogniat, J.P. Diguet, J.L. Philippe. A Modeling Method for Reconfigurable Architecture. IWSOC'02, Banff, Canada, July, 2002.
10. L. Bossuet, W. Burleson, G. Gogniat, V. Anand, A. Laffely, J.L. Philippe. Targeting Tiled Architectures in Design Exploration. RAW'03, Nice, France, April, 2003.
11. M. Budiu, S. C. Goldstein. Fast Compilation for PipeRench Reconfigurable fabrics. FPGA'99, Monterey, CA, USA, February, 1999.
12. H. Zhang, M. Wan, V. George, J. Rabaey. Interconnect Architecture Exploration for Low-Energy Reconfigurable Single-Chip DSPs. IEEE Computer Society Workshop on VLSI, April 1999.
13. V. Bhaskaran, K. Konstantinides. Image and Video Compression Standards: Algorithms and Architectures. Kluwer Academic Publishers, 1995.