메뉴 건너뛰기




Volumn 12, Issue 2, 2004, Pages 218-226

High-Performance VLSI Architecture of Adaptive Decision Feedback Equalizer Based on Predictive Parallel Branch Slicer (PPBS) Scheme

Author keywords

Adaptive decision feedback equalizer (ADFE); Predictive parallel branch slicer (PPBS) scheme; Relaxed look ahead ADFE

Indexed keywords

ADAPTIVE DECISION FEEDBACK EQUALIZER (ADFE); PREDICTIVE PARALLEL BRANCH SLICER (PPBS) SCHEME; RELAXED LOOK-AHEAD ADFE;

EID: 1642352711     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2003.820521     Document Type: Conference Paper
Times cited : (3)

References (8)
  • 4
    • 0026186482 scopus 로고
    • Pipelining in algorithm with quantizer loops
    • July
    • _, "Pipelining in algorithm with quantizer loops," IEEE Trans. Circuits Syst., vol. 38, pp. 745-754, July 1991.
    • (1991) IEEE Trans. Circuits Syst. , vol.38 , pp. 745-754
  • 5
    • 0029327958 scopus 로고
    • Pipelined adaptive DFE architectures using relaxed look-ahead
    • June
    • N. R. Shanbhag and K. K. Parhi, "Pipelined adaptive DFE architectures using relaxed look-ahead," IEEE Trans. Signal Processing, vol. 43, pp. 1368-1385, June 1995.
    • (1995) IEEE Trans. Signal Processing , vol.43 , pp. 1368-1385
    • Shanbhag, N.R.1    Parhi, K.K.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.