|
Volumn 12, Issue 2, 2004, Pages 218-226
|
High-Performance VLSI Architecture of Adaptive Decision Feedback Equalizer Based on Predictive Parallel Branch Slicer (PPBS) Scheme
a,b a,b a,b |
Author keywords
Adaptive decision feedback equalizer (ADFE); Predictive parallel branch slicer (PPBS) scheme; Relaxed look ahead ADFE
|
Indexed keywords
ADAPTIVE DECISION FEEDBACK EQUALIZER (ADFE);
PREDICTIVE PARALLEL BRANCH SLICER (PPBS) SCHEME;
RELAXED LOOK-AHEAD ADFE;
ALGORITHMS;
COMPUTER SIMULATION;
DECISION FEEDBACK EQUALIZERS;
ELECTRIC FILTERS;
ITERATIVE METHODS;
LEAST SQUARES APPROXIMATIONS;
PHASE SHIFT KEYING;
PREDICTIVE CONTROL SYSTEMS;
PULSE AMPLITUDE MODULATION;
SIGNAL TO NOISE RATIO;
VLSI CIRCUITS;
|
EID: 1642352711
PISSN: 10638210
EISSN: None
Source Type: Journal
DOI: 10.1109/TVLSI.2003.820521 Document Type: Conference Paper |
Times cited : (3)
|
References (8)
|