Compiler-directed code restructuring for reducing data TLB energy

Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004

Volumn , Issue , 2004, Pages 98-103

  Kandemir, M ^a   Kadayif, I ^b   Chen, G ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b ÇANAKKALE ONSEKIZ MART UNIVERSITY   (Turkey)

Author keywords

Code restructuring

Indexed keywords

BENCHMARKING; COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING LANGUAGES; COMPUTER SOFTWARE; ENERGY UTILIZATION; MULTIPROCESSING SYSTEMS;

CODE RESTRUCTURING; COMPILER-BASED SCHEMES; TLB ENERGY; TRANSLATION REGISTERS (TR); VIRTUAL-TO-PHYSICAL ADDRESS TRANSLATIONS;

ENCODING (SYMBOLS);

EID: 16244423354     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1016720.1016747     Document Type: Conference Paper

References (17)

1. S. Amarasinghe, J. Anderson, C. Wilson, S. Liao, R. French, M. Hall, B. Murphy, and M. Lam. The multiprocessor as a general-purpose processor: a software perspective. IEEE Micro, 1996.
2. D. Burger, T. M. Austin, and S. Bennett. Evaluating future microprocessors: the Simplescalar toolset. Technical Report CS-TR-1996-1308, Department of Computer Science, UW, 1996.
3. T.-C. Chiueh and R. H. Katz. Eliminating, address translation bottleneck for physical address cache. In Proceedings of ASPLOS, 1992.
4. J.-H. Choi, J.-H. Leek, S.-W. Jeong, S.-D. Kim, and C. Weems. A low power TLB structure for embedded systems. IEEE Computer Architecture Letters, Volume 1, January 2002.
5. L. T. Clark, B. Choi, and M. Wilkerson. Reducing translation lookaside buffer active power. In Proceedings of the International Symposium on Low-Power Electronics and Design, p.10-13, 2003, Seoul, Korea.
6. G. De Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, 1994.
7. Intel StrongArm Processor. http://www.intel.com/design/pca/ applicationsprocessors/1110_brf.htm.
8. T. Juan, T. Lang, and J. J. Navarro. Reducing TLB power requirements. In Proceedings of the International Symposium on Low-Power Electronics and Design, 1997.
9. I. Kadayif, P. Nath, M. Kandemir, and A. Sivasubramaniam. Compiler-directed physical address generation for reducing data TLB power. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, March 2004.
10. J. Knight and P. Rosenfeld. Segmented virtual to real translation assist. IBM Technical Disclosure Bulletin, 27(2):1077-1078, July 1984.
11. H.-H. S. Lee and C. S. Ballapuram. Energy efficient data TLB and data cache using semantic-aware multilateral partitioning. In Proceedings of the International Symposium on Low-Power Electronics and Design, 2003.
12. J.-H. Lee, G.-H. Park, S.-B. Park, and S.-D. Kim. A selective filter-bank TLB system. In Proceedings of the International Symposium on Low-Power Electronics and Design, pp. 312-317, 2003, Seoul, Korea.
13. S. Manne, A. Klauser, D. Grunwald, and F. Somenzi. Low-power TLB design for high-performance microprocessor. Technical Report, Department of Electrical and Computer Engineering and Department of Computer Science, University of Colorado, Boulder, CO, 1997.
14. S. S. Muchnick. Advanced Compiler Design and Implementation. Morgan-Kaufmann, 1997.
15. G. Reinman and N. P. Jouppi. CACTI 2.0: an integrated cache timing and power model. Research Report 2000/7, Compaq WRL, 2000.
16. SH-3 RISC processor family. http://www.hitachieu.com/hel/ecg/products/ micro/32bit/sh_3.html.
17. M. Wolfe. High-performance compiler for parallel computing. Addison-Wesley, 1996.