Fast cycle-accurate simulation and instruction set generation for constraint-based descriptions of programmable architectures

Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004

Volumn , Issue , 2004, Pages 18-23

  Weber, Scott J ^a   Moskewicz, Matthew W ^a   Gries, Matthias ^a   Sauer, Christian ^b   Keutzer, Kurt ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b INFINEON TECHNOLOGIES AG   (Germany)

Author keywords

Automatic control generation; Cycle accurate simulation; Instruction set extraction

Indexed keywords

AUTOMATION; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; CONSTRAINT THEORY; DATA STORAGE EQUIPMENT; OPTIMIZATION; SCHEDULING;

AUTOMATIC CONTROL GENERATION; CYCLE-ACCURATE SIMULATION; INSTRUCTION SET EXTRACTION; PROGRAMMABLE ARCHITECTURES;

COMPUTER PROGRAMMING LANGUAGES;

EID: 16244419416     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1016720.1016728     Document Type: Conference Paper

References (13)

1. R. Leupers, P. Marwedel, "Retargetable Code Generation Based on Structural Processor Description." Design Automation for Embedded Systems, vol. 3, no. 1, Jan 1998, pp. 1-36.
2. R. Leupers, "Instruction-Set Extraction," In Retargetable Code Generation for Digital Signal Processors, Kluwer Academic Publishers, 1997, pp. 45-83.
3. A. Hoffmann, H. Meyr, and R. Leupers. Architecture Exploration for Embedded Processors with LISA. Kluwer, 2002.
4. A. Halambi, P. Grun, V. Ganesh, A. Khare, N. Dutt, A. Nicolau, "EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability." DATE 1999.
5. A. Fauth, J. Van Praet, M. Freericks, "Describing Instruction Set Processors Using nML" ED&TC 1995.
6. D.A. Patterson, J.L. Hennessy. Computer Organization & Design: The Hardware/Software Interface. Morgan Kaufmann, 1994.
7. A. Nohl, G. Braun, O. Schliebusch, R. Leupers, H. Meyr, A. Hoffman, "A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation." DAC 2002.
8. M. Reshadi, N. Bansal, P. Mishra, N. Dutt, "An Efficient Retargetable Framework for Instruction-Set Simulation." CODES+ISSS 2003.
9. R. Leupers, J. Elste, and B. Landwehr, "Generation of Interpretive and Compiled Instruction Set Simulators." ASPDAC 1999.
10. GNUmp, http://www.swox.com/gmp.
11. E. Schnarr, M. Hill, J. R. Larus, "Facile: A Language and Compiler for High-Performance Processor Simulators." PLDI 2001.
12. G. Hadjiyiannis, S. Hanono, S. Devadas, "ISDL: An Instruction Set Description Language for Retargetability." DAC 1997.
13. M. Hartoog, J.A. Rowson, P.D. Reddy, S. Desai, D.D. Dunlop, E.A. Harcourt, N. Khullar, "Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign." DAC 1997.