A quantitative study and estimation models for extensible instructions in embedded processors

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 183-189

  Cheungt, Newton ^a   Parameswaran, Sri ^a,b   Henkel, Jörg ^c  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

^b CSIRO   (Australia)

^c UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER PROGRAMMING; COMPUTER SOFTWARE; ESTIMATION; INTELLECTUAL PROPERTY; MATHEMATICAL MODELS; PROGRAM PROCESSORS; REGRESSION ANALYSIS; SIGNAL ENCODING;

DESIGN COMPILERS; DESIGN CYCLES; ESTIMATION ERRORS; POWERTHEATRE;

EMBEDDED SYSTEMS;

EID: 16244399507     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (29)

1. S. Aditya, B. R. Rau, and V. Kathall, "Automatic architectural synthesis of vliw and epic processors," in ISSS, 1999.
2. A. Peymandoust, L. Pozzi, P. Ienne, and G. Micheli, "Automatic instruction-set extension and utilization for embedded processors," in ASAP, 2003.
3. H. Zima and B. Chapman, "Supercompilers for parallel and vector computers," in Additon-Wealey (ACM), 1990.
4. Y. Wand and R. Weber, "An ontological model of an information system," in IEEE Tran. of Software Engineering, 1990.
5. "Splus." Insightful, Inc. (http://www.insightful.com).
6. J. Henkel, "Closing the soc design gap," in IEEE Computer Magazine, vol.36, Iss.9, pp119-121., 2003.
7. K. Keutzer, S. Malik, and A. R. Newton, "From asic to asip: The next design discontinuity," in ICCD, 2002.
8. "Arctangent processor." ARC, Inc. (http://www.arc.com).
9. "Asip-meister." (http://www.eda-meister.org/asip-meister/).
10. "Jazz dsp." Improv Systems, Inc. (http://www.improvsys.com).
11. "Lisatek." CoWare, Inc. (http://www.coware.com).
12. "Xtensa processor." Tensilica, Inc. (http://www.tensilica.com).
13. H. Choi, J.-S. Kim, C. W. Yoon, et at., "Synthesis of application specific instructions for embedded dsp software," in IEEE Trans. Computers, 1999.
14. V. Kathail, S. Aditya, R. Schreiber, B. R. Rau, D. C. Cron-quist, and M. Sivaraman, "Pico: Automatically designing custom computers," in Computer, 2002.
15. J. Lee, K. Choi, and N. Dutt, "Efficient instruction encoding for automatic instruction set design of configurable asips," in ICCAD, 2002.
16. K. Atasu, L. Pozzi, and P. Lenne, "Automatic application-specific instruction-set extensions under microarchitectural constraints," in DAC, 2003.
17. F. Sun, A. Raghunathan, S. Ravi, and N. K. Jha, "A scalable application specific processor synthesis methodology," in ICCAD, 2003.
18. N. Clark, W. Tang, and S. Mahlke, "Automatically generating custom instruction set extensions," in WASP, 2002.
19. P. Brisk, A. Kaplan, R. Kastner, and M. Sarrafzadeh, "Instruction generation and regularity extraction for reconfigurable processors," in CASES, 2002.
20. D. Goodwin and D. Petkov, "Automatically generating custom instruction set extensions," in CASES, 2003.
21. J. Sanghavi and A. Wang, "Estimation of speed, area, and power of parameterizable soft ip," in DAC, 2001.
22. A. Bona, M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, and R. Zafalon, "Energy estimation and optimization of embedded vliw processors based on instruction clustering," in DAC, 2002.
23. Y. Fel, S. Ravi, A. Raghunathan, and N. Jha, "Energy estimation for extensible processors," in DATE, 2003.
24. N. Cheung, J. Henkel, and S. Parameswaran, "Rapid configuration & instruction selection for an asip: A case study," in DATE, 2003.
25. P. Jha and N. Dutt, "Rapid estimation for parameterized components in high-level synthesis," in IEEE Tran. on VLSI, 1993.
26. "Design compiler." Synopsys, Inc. (http://www.synopsys.com).
27. "Powertheater." Sequence, Inc. (http://www.sequencedesign.com).
28. "Modelsim." Model, Inc. (http://www.model.com).
29. C. Lee, M. Potkonjak, and W. H. Mangione-Smith, "Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems," in Int. Symp. on Microarchitecture, 1997.