A vectorless estimation of Maximum Instantaneous Current for sequential circuits

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 537-540

  Hsieh, Cheng Tao ^a   Lin, Jian Cheng ^a   Chang, Shih Chieh ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMBINATORIAL CIRCUITS; ELECTRIC CURRENTS; ELECTRIC POWER SYSTEMS; ESTIMATION; INFORMATION ANALYSIS; SIGNAL PROCESSING; SWITCHING; VECTORS;

COMBINATORIAL CIRCUIT; INSTANTANEOUS CURRENT; SIGNAL CORRELATION; VECTORLESS ESTIMATION;

SEQUENTIAL CIRCUITS;

EID: 16244387662     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. S. Bobba and I. N. Hajj, "Estimation of maximum current envelope for power bus analysis and design," in Proc. of ISPD, pp. 141-146, April 6-8, 1998.
2. S. Bobba and I. N. Hajj, "Estimation of maximum switching activity in digital VLSI circuits," in Proc. of Midwest Symp. On Circuits and Syst., Sacramento, pp. 1130-1133, CA, August 3-6, 1997.
3. S. Chowdhury and J. S. Barkatullah, "Estimation of maximum current in MOS IC logic circuits," IEEE Trans. on CAD, pp. 642-654, June 1990.
4. S. Chowdhury and M. A. Breuer, "Minimal area sizing of power and goumd nets for VLSI circuits," in Proc. 4th MIT Conf. on Advanced Research in VLSI, pp. 141-169, 1986.
5. S. Devadas, K. Keutzer, and J. White, "Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation," IEEE Trans. on CAD, pp. 373-383, March 1992.
6. M. S. Hsiao, E. M. Rudnick, and J. H. Patel, "K2: An estimator for peak sustainable power of VLSI circuits," International Symposium on Low-Power Electronics and Design (ISLPED), pp. 178-183, August 1997.
7. Y. M. Jiang, K. T. Cheng, and A. Krstic, "Estimation of maximum power and instantaneous current using a genetic algorithm," in Proc. of IEEE Custom Integrated Circuits Conference, pp. 135-138, May 1997.
8. Y. M. Jiang, A. Krstic, and K. T. Cheng, "Estimation for maximum instantaneous current through supply lines for CMOS circuits," IEEE Trans. on VLSI Systems, Vol. 8, No. 1, pp. 61-73, Feb. 2000.
9. H. Kriplani, F. Najm, and I. N. Hajj, "Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: algorithms, signal correlations, and their resolution," IEEE Trans. on CAD, pp. 998-1012, August 1995.
10. Kevin N. Lam and Srinivas Devadas, "PECS: A peak current and power simulator for CMOS combinational circuits," IEEE Int. Symposium on Circuits and Systems, pp. 488-491, May 1996.
11. Toshio Murayama, Kimihiro Ogawa, and Haruhiko Yamaguchi, "Estimation of peak current through CMOS VLSI circuit supply lines," Proc. of ASP-DAC, pp. 295-298, Jan. 1999.
12. W. S. Song and L. A. Glasser, "Power distribution techniques for VLSI circuits," J. Solid State Circuits, Feb. 1986.
13. C.-C. Teng, A. M. Hill, and S.-M. Kang, "Estimation of maximum transition counts at internal nodes in CMOS VLSI circuits," IEEE/ACM Int. Conf. CAD, pp. 366-370, 1995.
14. C.-Y. Wang and K. Roy, "Maximum power estimation for CMOS circuits using deterministic and statistic approaches," Proc. of 9th Int'l Conf. on VLSI Design, pp. 364-369, January 1995.
15. C.-Y. Wang and K. Roy, "Maximization of power dissipation in large CMOS circuits considering spurious transitions," IEEE Trans. on circuits and systems, pp. 483-490, April 2000
16. C.-Y. Wang, K. Roy, and T.-L. Chou, "Maximum power estimation for sequential circuits using a test generation based technique," Proc. of IEEE Custom Integrated Circuits Conf., pp. 229-232, April 1996.