An Accurate Analysis of Slew Rate for Two-Stage CMOS Opamps

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 52, Issue 3, 2005, Pages 164-167

  Yavari, Mohammad ^a   Maghari, Nima ^a   Shoaei, Omid ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

Author keywords

Linear setttling; operational transconductance amplifiers (OTAs); slew rate; switched capacitor circuits

Indexed keywords

CAPACITORS; DIFFERENTIAL EQUATIONS; ELECTRIC CURRENTS; ELECTRIC POTENTIAL; MATHEMATICAL MODELS; OPERATIONAL AMPLIFIERS; TIME DOMAIN ANALYSIS; TRANSCONDUCTANCE;

LINEAR SETTLING; OPERATIONAL TRANSCONDUCTANCE AMPLIFIERS (OTAS); SLEW RATE; SWITCHED CAPACITOR CIRCUITS;

CMOS INTEGRATED CIRCUITS;

EID: 15944428520     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2004.842058     Document Type: Article

References (5)

1. F. Wang and R. Harjani, “An improved model for slewing behavior of opamps,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 10, pp. 679–681, Oct. 1995.
2. D. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
3. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2000.
4. S. Rabii and B. A. Wooley, “A 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOS,” IEEE J. Solid-State Circuits, vol. 32, no. 6, pp. 783–796, Jun. 1997.
5. A. Feldman, “High-Speed, Low-Power Sigma-Delta Modulators for RF Baseband Channel Applications,” Ph.D. dissertation, Univ. of California, Berkeley, CA, 1997.