Digital Phase-Sensitive Demodulator for Electrical Impedance Tomography

Annual International Conference of the IEEE Engineering in Medicine and Biology - Proceedings

Volumn 2, Issue , 2003, Pages 1070-1072

  Oh, Tong In ^a   Lee, Jeong Whan ^a   Kim, Kyu Sik ^a   Lee, Jae Sang ^a   Woo, Eung Je ^a  

^a Kyung Hee University   (South Korea)

Author keywords

Digital Phase Sensitive Demodulator; Electrical Impedance Tomography (EIT); Matched Filter; Nonuniform Sampling

Indexed keywords

ANALOG TO DIGITAL CONVERSION; BANDPASS FILTERS; COMPUTATIONAL METHODS; DEMODULATORS; ELECTRIC CONDUCTIVITY; ELECTRIC POTENTIAL; ERROR ANALYSIS; FIELD PROGRAMMABLE GATE ARRAYS; IMAGE RECONSTRUCTION; SIGNAL TO NOISE RATIO; VOLTMETERS;

DIGITAL PHASE SENSITIVE DEMODULATORS; MATCHED FILTERS; NONUNIFORM SAMPLING;

ELECTRIC IMPEDANCE TOMOGRAPHY;

EID: 1542362214     PISSN: 05891019     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (4)

1. nd ed., New York, McGrow-Hill, 1998.
2. R. D. Cook, G. J. Saulnier, D. G. Gisser, J. C. Goble, J. C. Newell, and D. Isaacson, "ACT3: a high-speed, high-precision electrical impedance tomography", IEEE Trans. Biomed. Eng., vol. 41, no. 8, pp. 713-722, 1994.
3. R. D. Cook, ACTS: A High-Speed, High-Precision Electrical Impedance Tomography, PhD thesis, Rensselaer Polytechnic Institute, Troy, NY, 1992.
4. D. J. Smith, HDL Chip Design, Doone Publications, 1996.