The microarchitecture of a low power register file

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2003-January, Issue , 2003, Pages 384-389

  Kim, N S ^a   Mudge, T ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Computer architecture; Energy consumption; Microarchitecture; Microprocessors; Out of order; Performance loss; Permission; Prefetching; Process design; Registers

Indexed keywords

ENERGY UTILIZATION; LOW POWER ELECTRONICS; MICROPROCESSOR CHIPS; POWER ELECTRONICS; PROCESS DESIGN;

MICRO ARCHITECTURES; OUT OF ORDER; PERFORMANCE LOSS; PERMISSION; PREFETCHING; REGISTERS;

COMPUTER ARCHITECTURE;

EID: 1542359123     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPE.2003.1231931     Document Type: Conference Paper

References (12)

1. R. Balasubramonian et al. Reducing the complexity of the register file in dynamic superscalar processors. Proc. Ann. IEEE/ACM Symp. on Microarchitecture, Dec. 2001.
2. E. Borch et al. Loose loops sink chips. Proc. of the 8th Int. Symp. on High Performance Computer Architecture, Feb. 2002.
3. D. Burger and T. Austin. The SimpleScalar Toolset Version 2.0. Tech. Rept. TR-97-1342, Univ. of Wisconsin-Madison, June 1997.
4. K. Cruz et al. Multiple-banked register file architectures. Proc. Int'l Symp. on Computer Architecture. June 2000.
5. J. Emer. EV8: The post-ultimate Alpha. Keynote at PACT, Sep. 2001.
6. D. Ernst et al. Efficient dynamic scheduling through tag elimination. Proc. of the 8th Int. Symp. on High Performance Computer Architecture, May 2002.
7. N. Kim and T. Mudge. Reducing register ports using delayed write-back queues and operand prefetch. Proc. Int'l Conf. on Supercomputing, June 2003.
8. I. Park et. al. Reducing register ports for higher speed and lower energy. Proc. Ann. IEEE/ACM Symp. on Microarchitecture, Nov. 2002.
9. R. Preston et al. Design of an 8-wide superscalar RISC microprocessor with simultaneous multithreading. Proc. ISSCC Digest and Visuals Supplements, Feb. 2002.
10. P. Shivakumar et al. An Integrated Cache Timing, Power, and Area Model. WRL Research Report, Feb. 2002.
11. J. Tseng and K. Asanovic. Banked multiported register files for high-frequency superscalar microprocessors. Proc. Int'l Symp. Computer Architecture. June 2003, to appear.
12. J. Zalamea et al. Two-level hierarchical register file organization for VLIW processors. Proc. Ann. IEEE/ACM Symp. on Microarchitecture, Dec. 2000.