Hardware Acceleration of Graphics and Imaging Algorithms Using FPGAs

Proceedings of the ACM SIGGRAPH Conference on Computer Graphics

Volumn , Issue , 2002, Pages 25-31

  Zemcik, Pavel ^a  

^a BRNO UNIVERSITY OF TECHNOLOGY   (Czech Republic)

Author keywords

Computer graphics; FPGA; Hardware acceleration; Image processing

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE; DATA REDUCTION; FIELD PROGRAMMABLE GATE ARRAYS; HIGH LEVEL LANGUAGES; IMAGE PROCESSING; PROGRAM PROCESSORS;

HARDWARE ACCELERATION; HARDWARE PLATFORMS;

COMPUTER GRAPHICS;

EID: 1542350304     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/584458.584463     Document Type: Conference Paper

References (20)

1. Watt A.: 3D Computer Graphics, Addison-Wesley, Wokingham, UK, 1993
2. B. Jahne, H. Haussecker, P. Geissler: Handbook of Computer Vision and Applications, Academic Press, San Diego, CA, USA, 1999
3. Spartan and Spartan-XL Families Field Programmable Gate Arrays, Xilinx, DS060 (v1.6) USA, September 19, 2001, (available at http://www.xilinx.com)
4. Virtex™ 2.5 V Field Programmable Gate Arrays, Xilinx, DS003-1 (v2.5), USA, April 2, 2001, (available at http://www.xilinx.com)
5. Virtex-II Pro™ Platform FPGAs: Introduction and Overview, Xilinx, DS083-1 (v1.0), USA, January 31, 2002 (available at http://www.xilinx.com)
6. TMS320C32 Digital Signal Processor, Texas Instruments, SPRS027C, USA, September 2001, (available at http://www.ti.com)
7. TMS3BOC6711, TMS320C6711B Floating point Digital Signal Processors, Texas Instruments, SPRS088B, USA, September 2001, (available at http://www.ti.com)
8. A, Kaufman, R. Bakalash: Memory and Processing Architecture for 3D Voxel-based Imagery, IEEE Computer Graphics and Applications, vol. 8, no. 6, p. 10-23, USA, Nevember 1988
9. S. Juskiw, N. Durdle, V. Raso, D. Hill: Interactive Rendering of Volumetric Data Sets, Computer and Graphics, vol. 19, no. 5, p. 685-693, 1995
10. I. Bittner, A. Kaufman: A Ray-Slice-Sweep Volume rendering Engine, In Proceedings of the Siggraph/Eurographics Workshop on Graphics Hardware, pages 121-138, USA, August 1997
11. R. Harvey, H. Pfister, D. Silver, T. A. Cook: Ray Casting Architectures for Volume Visualization, IEEE Transactions on Visualization and Computer Graphics, vol. 5, no. 3, USA, July-September 1999
12. F. Dachille, A. Kaufman: GI-Cube: An Architecture for Volumetric Global Illumination and Rendering, In Proceedings of the SIGGRAPH / Eurographics Workshop on Graphics Hardware. P. 119-128, August 2000
13. P. Zemcik O. Fucik, J. Honec, P. Valenta: Cost Efficient Image Digitising and Processing Using FPGAs, In Proceedings Microcomputer'94, p. 225-229, Zakopane, Poland, 1994
14. O. Fucik, P. Zemcik, R. M. Fors, D. Loker, R. Weissbach: A Flexible DSP Hardware Platform for LVDT Signal Conditioning, In Proceedings of Electromotion International Symposium, p. 8, Bologna, Italy, 2001
15. P. Zemcik, O. Fucik, M. Richter, P. Valenta: Imaging Algorithm Speedup Using Co-Design, In Summaries Volume Process Control 01, p. 96-97, Strbske Pleso, Slovakia, 2001
16. P. Zemcik: An efficient algorithm for 3D line generation, In Machine Graphics and Vision, vol. 2, no. 3, p. 231-235, Poland 1993
17. P. Zemcik, A. G. Chalmers: Optimised CSG Tree Evaluation for Space Subdivision, Computer Graphics Forum, p. 139-146, Netherlands, 1995
18. P. Zemcik, P. Valenta, O. Fucik, J. Honec. M. Richter: Visual Analysis on the Production Line, In Proceedings of The 10th Scandinavian Conference on Image Analysis, Lappeenranta, Finland, 1997
19. A. Kaarna, P. Zemcik, H. Kalviainen, J. Parkkinen: Compression of Multispectral Remote Sensing Images Using Clustering and Spectral Reduction, IEEE Transactions on Geoscience and Remote Sensing, p. 1073-1082, Piscataway, NJ, USA, 2000
20. A. Herout, P. Zemcik: Raster Volume Data Graphics Library, In Proceedings ASIS 2001, p. 15, Brno, MARQ, Czech Republic, 2001