Dynamic Verification of End-to-End Multiprocessor Invariants

Proceedings of the International Conference on Dependable Systems and Networks

Volumn , Issue , 2003, Pages 281-290

  Sorin, Daniel J ^a   Hill, Mark D ^b   Wood, David A ^b  

^a Duke University   (United States)

^b University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DISTRIBUTED SIGNATURE ANALYSIS; SHARED MEMORY MULTIPROCESSORS; SYMMETRIC MULTIPROCESSORS (SMP);

BANDWIDTH; BUFFER STORAGE; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; DATA WAREHOUSES; ERROR ANALYSIS; ERROR DETECTION; HARDWARE; NETWORK PROTOCOLS; SERVERS;

MULTIPROCESSING SYSTEMS;

EID: 1542300183     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSN.2003.1209938     Document Type: Conference Paper

References (17)

1. Miron Abramovici, Melvin A. Breuer, and Arthur D. Friedman. Digital Systems Testing and Testable Design. IEEE Press, 1990.
2. Alaa R. Alameldeen, Milo M.K. Martin, Carl J. Mauer, Kevin E. Moore, Min Xu, Daniel J. Sorin, Mark D. Hill, and David A. Wood. Simulating a $2M Commercial Server on a $2K PC. IEEE Computer, 36(2), February 2003.
3. Todd M. Austin. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. In Proceedings of the 32nd Annual IEEE/ACM International Symposium on Microarchitecture, pages 196-207, November 1999.
4. Harold W. Cain and Mikko H. Lipasti. Verifying Sequential Consistency Using Vector Clocks. In Revue in conjunction with Symposium on Parallel Algorithms and Architectures, August 2002.
5. J. F. Cantin, M. H. Lipasti, and J. E. Smith. Dynamic Verification of Cache Coherence Protocols. In Workshop on Memory Performance Issues, June 2001. In conjunction with ISCA.
6. Alan Charlesworth. Starfire: Extending the SMP Envelope. IEEE Micro, 18(1):39-49, Jan/Feb 1998.
7. David E. Culler and J.P. Singh. Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann Publishers, Inc., 1999.
8. E.N. Elnozahy, D.B. Johnson, and Y.M. Wang. A Survey of Rollback-Recovery Protocols in Message-Passing Systems. Technical Report CMU-CS-96-181, Department of Computer Science, Carnegie Mellon University, September 1996.
9. E.N. Elnozahy and W. Zwaenepoel. Manetho: Transparent Rollback-Recovery with Low Overhead, Limited Rollback, and Fast Output Commit. IEEE Transactions on Computers, 41(5):526-531, May 1992.
10. S. W. Golumb. Shift Register Sequences. Aegean Park Press, revised edition, 1982.
11. Charles E. Leiserson et al. The Network Architecture of the Connection Machine CM-5. In Proceedings of the Fourth ACM Symposium on Parallel Algorithms and Architectures, pages 272-285, June 1992.
12. Peter S. Magnusson et al. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50-58, February 2002.
13. J. H. Saltzer, D.P. Reed, and D.D. Clark. End-to-End Arguments in Systems Design. ACM Transactions on Computer Systems, 2(4):277-288, November 1984.
14. Ashok Singhal et al. Gigaplane: A High Performance Bus for Large SMPs. In Proceedings of 4th Hot Interconnects Symposium, pages 41-52, August 1996.
15. Daniel J. Sorin. Using Lightweight Checkpoint/Recovery to Improve the Availability and Designability of Shared Memory Multiprocessors. PhD thesis, University of Wisconsin, August 2002.
16. Daniel J. Sorin, Milo M.K. Martin, Mark D. Hill, and David A. Wood. SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery. In Proceedings of the 29th Annual International Symposium on Computer Architecture, pages 123-134, May 2002.
17. Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and Anoop Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 24-37, June 1995.