-
1
-
-
84904354968
-
Market and future needs of industrial imaging
-
B. Jahne, H. Haussecker, and P. Geissler, Eds., chapter 11. Academic Press
-
K. Singer, "Market and future needs of industrial imaging," in Handbook of Computer Vision and Applications, B. Jahne, H. Haussecker, and P. Geissler, Eds., vol. 3, chapter 11. Academic Press, 1999.
-
(1999)
Handbook of Computer Vision and Applications
, vol.3
-
-
Singer, K.1
-
2
-
-
0026917197
-
Analog vlsi systems for image acquisition and fast early vision processing
-
J. L. Wyatt Jr., C. Keast, M. Seidel, D. Standley, B. Horn, T. Knight, C. Sodini, H.-S. Lee, and T. Pog-gio, "Analog VLSI systems for image acquisition and fast early vision processing," International Journal Computer Vision, vol. 8, pp. 217-230,1992.
-
(1992)
International Journal Computer Vision
, vol.8
, pp. 217-230
-
-
Wyatt, Jr.J.L.1
Keast, C.2
Seidel, M.3
Standley, D.4
Horn, B.5
Knight, T.6
Sodini, C.7
Lee, H.-S.8
Pog-Gio, T.9
-
3
-
-
0029565306
-
Analog VLSI neuromorphic image acquisition and pre-processing systems
-
A. G. Andreou, R. C. Meitzler, K. Strohbehn, and K. A. Boahen, "Analog VLSI neuromorphic image acquisition and pre-processing systems," Neural Network, vol. 8, pp. 1323-1347,1995.
-
(1995)
Neural Network
, vol.8
, pp. 1323-1347
-
-
Andreou, A.G.1
Meitzler, R.C.2
Strohbehn, K.3
Boahen, K.A.4
-
4
-
-
0002458710
-
A cmos vision chip with simd processing element array for 1ms image processing
-
M. Ishikawa, K. Ogawa, T. Komuro, and I. Ishii, "A CMOS vision chip with SIMD processing element array for 1ms image processing," in IEEE International Solid-State Circuits Conference, 1999, pp. 206-207.
-
IEEE International Solid-State Circuits Conference
, vol.1999
, pp. 206-207
-
-
Ishikawa, M.1
Ogawa, K.2
Komuro, T.3
Ishii, I.4
-
5
-
-
0004259911
-
-
Kluwer Academic Publishers, Boston
-
A. Moini, Vision Chips, Kluwer Academic Publishers, Boston, 1999.
-
(1999)
Vision Chips
-
-
Moini, A.1
-
6
-
-
0028459616
-
Asynchrony in image analysis: Using the luminance-to-response-latency relationship to improve segmentation
-
P.-Y. Burgi and T. Pun, "Asynchrony in image analysis: using the luminance-to-response-latency relationship to improve segmentation," Journal Optical Society America A, vol. 11, pp. 1720-1726, 1994.
-
(1994)
Journal Optical Society America A
, vol.11
, pp. 1720-1726
-
-
Burgi, P.-Y.1
Pun, T.2
-
7
-
-
0033078789
-
A vlsi sorting image sensor: Global massively parallel intensity-to-time processing for low-latency adaptive vision
-
V. Brajovic and T. Kanade, "A VLSI sorting image sensor: Global massively parallel intensity-to-time processing for low-latency adaptive vision," IEEE Transactions on Robotics and Automation, vol. 15, pp. 67-75, 1999.
-
(1999)
IEEE Transactions on Robotics and Automation
, vol.15
, pp. 67-75
-
-
Brajovic, V.1
Kanade, T.2
-
9
-
-
0001326828
-
A communication scheme for analog VLSI perceptive systems
-
A. Mortara, E. Vittoz, and P. Venier, "A communication scheme for analog VLSI perceptive systems," IEEE Journal of Solid-State Circuits, vol. 30, pp. 660669, 1995.
-
(1995)
IEEE Journal of Solid-State Circuits
, vol.30
, pp. 660669
-
-
Mortara, A.1
Vittoz, E.2
Venier, P.3
-
10
-
-
0032676401
-
Overview of pulse coupled neural networks (PCNN) special issue
-
J. L. Johnson, M. L. Padgett, and O. Omidvar, "Overview of pulse coupled neural networks (PCNN) special issue," IEEE Transactions on Neural Networks, vol. 10, pp. 461-463,1999.
-
(1999)
IEEE Transactions on Neural Networks
, vol.10
, pp. 461-463
-
-
Johnson, J.L.1
Padgett, M.L.2
Omidvar, O.3
-
11
-
-
84904316801
-
A 100x100 pixel silicon retina for gradient extraction with steering filter capabilities and temporal output coding
-
M. Barbara, P.-Y. Burgi, A. Mortara, P. Nussbaum, and F. Heitger, "A 100x100 pixel silicon retina for gradient extraction with steering filter capabilities and temporal output coding," Submitted for publication, 2001.
-
(2001)
Submitted for Publication
-
-
Barbara, M.1
Burgi, P.-Y.2
Mortara, A.3
Nussbaum, P.4
Heitger, F.5
-
12
-
-
0031192292
-
Low-power design of 8-bit embedded coolrisc microcontroller cores
-
C. Piguet, J. M. Masgonty, C. Arm, S. Durand, T. Schneider, F. Rampogna, C. Scarnera, C. Iseli, J. P. Bardyn, R. Pache, andE. Dijkstra, "Low-power design of 8-bit embedded coolrisc microcontroller cores," IEEE Journal of Solid-State Circuits, vol. 32, pp. 1067-1078, 1997.
-
(1997)
IEEE Journal of Solid-State Circuits
, vol.32
, pp. 1067-1078
-
-
Piguet, C.1
Masgonty, J.M.2
Arm, C.3
Durand, S.4
Schneider, T.5
Rampogna, F.6
Scarnera, C.7
Iseli, C.8
Bardyn, J.P.9
Pache, R.10
Dijkstra, E.11
|