-
1
-
-
84857058270
-
-
internet; public.itrs.net: 2003 edition
-
Semiconductor Industry Association (SIA); Internet: www.semichips.org. International Technology Roadmap for Semiconductors; internet; public.itrs.net: 2003 edition.
-
International Technology Roadmap for Semiconductors
-
-
-
2
-
-
0026170357
-
Application of chemical mechanical polishing to the fabrication of VLSI circuit interconnections
-
W.J. Patrick, W.L. Guthrie, C.L. Standley, and P.M. Schiable Application of chemical mechanical polishing to the fabrication of VLSI circuit interconnections J Electrochem Soc 138 1991 1778 1784
-
(1991)
J Electrochem Soc
, vol.138
, pp. 1778-1784
-
-
Patrick, W.J.1
Guthrie, W.L.2
Standley, C.L.3
Schiable, P.M.4
-
3
-
-
20144362621
-
-
Chem-mech polishing method for producing coplanar metal/insulator films on a substrate. US Pat 4,944,836
-
Beyer KD, Guthrie WL, Makarewicz SR, Mendel E, Patrick WJ, Perry KA, Pliskin WA, Riseman J, Schiable PM, Standley CL. Chem-mech polishing method for producing coplanar metal/insulator films on a substrate. US Pat 4,944,836 (1990).
-
(1990)
-
-
Beyer, K.D.1
Guthrie, W.L.2
Makarewicz, S.R.3
Mendel, E.4
Patrick, W.J.5
Perry, K.A.6
Pliskin, W.A.7
Riseman, J.8
Schiable, P.M.9
Standley, C.L.10
-
4
-
-
0003627771
-
-
SEMI standard M43-0301 Semiconductor Equipment and Materials International (SEMI), Milpitas, CA, USA
-
SEMI standard M43-0301. Guide for reporting wafer nantopography. Semiconductor Equipment and Materials International (SEMI), Milpitas, CA, USA, 2001. Internet: www.semi.org.
-
(2001)
Guide for Reporting Wafer Nantopography
-
-
-
5
-
-
14944370331
-
-
Semiconductor wafer and method for fabrication thereof. Europ Pat EP 1 005 069 A2
-
Kishimoto J. Semiconductor wafer and method for fabrication thereof. Europ Pat EP 1 005 069 A2 (2000).
-
(2000)
-
-
Kishimoto, J.1
-
6
-
-
14944372599
-
-
Method for production of wafer. Europ Pat Appl 0 617 457 A2
-
Kato T, Shima S, Nakano M, Aza Haranaka, Kudo, H. Method for production of wafer. Europ Pat Appl 0 617 457 A2.
-
-
-
Kato, T.1
Shima, S.2
Nakano, M.3
Haranaka, A.4
Kudo, H.5
-
7
-
-
14944383844
-
-
Method of manufacturing semiconductor mirror wafers. US Pat 5,827,779
-
Masumua H, Suzuki K, Kudo H. Method of manufacturing semiconductor mirror wafers. US Pat 5,827,779 (1998).
-
(1998)
-
-
Masumua, H.1
Suzuki, K.2
Kudo, H.3
-
8
-
-
14944341841
-
-
Method of improving the flatness of polished semiconductor wafers. Internat'l Pat Appl WO 99/31723
-
Davis E, Trentman BM, Dangel M, Smith WL, Smith JD. Method of improving the flatness of polished semiconductor wafers. Internat'l Pat Appl WO 99/31723 (1999).
-
(1999)
-
-
Davis, E.1
Trentman, B.M.2
Dangel, M.3
Smith, W.L.4
Smith, J.D.5
-
9
-
-
14944372598
-
-
Method of manufacturing semiconductor wafers. US Pat 5,942,445
-
Kato T, Masumura H, Okuni S, Kudo H. Method of manufacturing semiconductor wafers. US Pat 5,942,445 (1999).
-
(1999)
-
-
Kato, T.1
Masumura, H.2
Okuni, S.3
Kudo, H.4
-
10
-
-
14944383015
-
Läppen
-
G. Spur T. Stöferle Hanser München, Germany
-
G. Blum Läppen G. Spur T. Stöferle Handbuch der Fer-ti-gungs-tech-nik 3/2 1980 Hanser München, Germany 366 383 [in German]
-
(1980)
Handbuch Der Fer-ti-gungs-tech-nik
, vol.3
, Issue.2
, pp. 366-383
-
-
Blum, G.1
-
13
-
-
0028747757
-
Improved geometry of double-sided polished parallel wafers prepared for direct wafer bonding
-
J. Haisma, F.J.H.M. van der Kruis, B.A.C.M. Spierings, J.J. Baalbergen, B.H. Bijsterveld, and R. Brehm Improved geometry of double-sided polished parallel wafers prepared for direct wafer bonding Appl Opt OT 33 34 1994 7945
-
(1994)
Appl Opt OT
, vol.33
, Issue.34
, pp. 7945
-
-
Haisma, J.1
Van Der Kruis, F.J.H.M.2
Spierings, B.A.C.M.3
Baalbergen, J.J.4
Bijsterveld, B.H.5
Brehm, R.6
-
14
-
-
14944379197
-
-
Grinding method, surface grinder, work piece support mechanism, and work rest. Europ Pat Appl EP 0 868 974 A2
-
Nishi K, Nukui M, Murai S, Nakajima K, Wada T. Grinding method, surface grinder, work piece support mechanism, and work rest. Europ Pat Appl EP 0 868 974 A2 (1998).
-
(1998)
-
-
Nishi, K.1
Nukui, M.2
Murai, S.3
Nakajima, K.4
Wada, T.5
-
15
-
-
14944348833
-
-
Double side grinding apparatur for flat disklike work. US Patent 5,989,108
-
Ikeda J, Ishii T, Sasakura S, Yoshimura Y, Ueda K. Double side grinding apparatur for flat disklike work. US Patent 5,989,108 (1999).
-
(1999)
-
-
Ikeda, J.1
Ishii, T.2
Sasakura, S.3
Yoshimura, Y.4
Ueda, K.5
-
16
-
-
14944378700
-
-
Double side grinding apparatur and double side polishing apparatus. Europ Pat Appl EP 0 940 220 A1
-
Abe K, Isobe S, Tomita Y, Hara K, Masaki R, Iwase A, Nagata H. Double side grinding apparatur and double side polishing apparatus. Europ Pat Appl EP 0 940 220 A1 (1999).
-
(1999)
-
-
Abe, K.1
Isobe, S.2
Tomita, Y.3
Hara, K.4
Masaki, R.5
Iwase, A.6
Nagata, H.7
-
17
-
-
14944352350
-
-
Vertical shaft double-head surface grinding machine. Jap Pat JP 9-168951 [in Japanese]
-
Yukio O, Masatoshi T. Vertical shaft double-head surface grinding machine. Jap Pat JP 9-168951 (1997) [in Japanese].
-
(1997)
-
-
Yukio, O.1
Masatoshi, T.2
-
18
-
-
14944359285
-
-
Double grinding device for high brittle material. Jap Pat JP 9-262747 [in Japanese]
-
Nobuto S, Akihide T. Double grinding device for high brittle material. Jap Pat JP 9-262747 (1997) [in Japanese].
-
(1997)
-
-
Nobuto, S.1
Akihide, T.2
-
19
-
-
14944378187
-
-
Method and device for grinding both side. Jap Pat JP 11-048107 [in Japanese]
-
Yamato S. Method and device for grinding both side. Jap Pat JP 11-048107 (1999) [in Japanese].
-
(1999)
-
-
Yamato, S.1
-
20
-
-
14944342320
-
-
Monterey, CA, USA, 1999 Raleigh NC, USA
-
K. Hara, S. Isobe, H. Nagata, A. Iwase, and Y. Tomita Proceedings of the 14th annual meeting of The American Society for Precision Enginieering (ASPE) Monterey, CA, USA, 1999 1999 Raleigh NC, USA 559 562
-
(1999)
Proceedings of the 14th Annual Meeting of the American Society for Precision Enginieering (ASPE)
, pp. 559-562
-
-
Hara, K.1
Isobe, S.2
Nagata, H.3
Iwase, A.4
Tomita, Y.5
-
21
-
-
14944351561
-
Silicon wafer substrate planarization using simultaneous double-disk grindng: Impact on wafer surface, geometry, morphology and subsurface crystal damage
-
N. Yasunaga J. Tamaki W.C.K. Wong B.C. Chen H.Z. Choi Y.S. Gao S.S. Salmon The society of grinding engineers, Tokyo, Japan
-
M. Kerstan, and Pietsch GJ Silicon wafer substrate planarization using simultaneous double-disk grindng: impact on wafer surface, geometry, morphology and subsurface crystal damage N. Yasunaga J. Tamaki W.C.K. Wong B.C. Chen H.Z. Choi Y.S. Gao S.S. Salmon Proceedings of the ISAAT conference on Advances in abrasive technology III, Hawaii The society of grinding engineers, Tokyo, Japan 2000 211 218
-
(2000)
Proceedings of the ISAAT Conference on Advances in Abrasive Technology III, Hawaii
, pp. 211-218
-
-
Kerstan, M.1
Pietsch, G.J.2
-
23
-
-
14944376258
-
-
Wafer holder and method of producing a semiconductor wafer. US Pat 6,117,776
-
Huber A, Drexler R. Wafer holder and method of producing a semiconductor wafer. US Pat 6,117,776 (2000).
-
(2000)
-
-
Huber, A.1
Drexler, R.2
-
24
-
-
14944377143
-
-
Both face grinding method for thin pate disclike workpiece and device thereof. Jap Pat 2002307303 A
-
Okura K. Both face grinding method for thin pate disclike workpiece and device thereof. Jap Pat 2002307303 A (2002).
-
(2002)
-
-
Okura, K.1
|