Ling adders in CMOS standard cell technologies

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 2, Issue , 2002, Pages 485-488

  Efstathiou, C ^a   Vergos, H T ^b,c   Nikolos, D ^b,c  

^a Informatics Department   (Greece)

^b UNIVERSITY OF PATRAS   (Greece)

^c University of Patras and Computer Technology Institute   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS REALIZATION; CMOS STANDARD CELL TECHNOLOGY; LING ADDER; LOOK-AHEAD; SINGLE LEVEL;

ARCHITECTURE; ELECTRIC BATTERIES;

ADDERS;

EID: 14844362846     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2002.1046203     Document Type: Conference Paper

References (15)

1. K. Hwang, Computer Arithmetic: Principle's, Architecture and Design, John Wiley and Sons, 1979.
2. I. Koren, Computer Arithmetic Algorithms, Prentice Hall, 1993.
3. R. Zimmermann, Binary Adder Architectures for Cell-Based VLSI and their Synthesis, Ph.D. Thesis, Swiss Federal Institute of Technology, Zurich 1997.
4. B. Parhami, Computer Arithmetic, Algorithms and Hardware Designs, Oxford University Press, 2001.
5. M. J. Flynn and S. F. Oberman, Advanced Computer Arithmetic Design, John Wiley and Sons, 2001.
6. H. Ling, "High-Speed Binary Adders", IBM J. of R&D, vol.25, no.2-3, May-June 1981, pp. 156-166.
7. R. W. Doran, "Variants of an improved carry look-ahead adder", IEEE Transactions on Computers, vol.37, no.9, Sept. 1988, pp. 1110-1113.
8. N. T. Quatch and M. J. Flynn, "High-Speed Addition in CMOS", IEEE Transactions on Computers, vol.41, no.1, Dec. 1992, pp. 1612-1615.
9. S. Vassiliadis, "Recursive equations for hardwired binary adders", International Journal of Electronics, vol.67, no.2, August 1989, pp. 201-213
10. D. S. Phatak and I. Koren, "Intermediate Variable Encodings that Enable Multiplexor-Based Implementations of Two Operand Addition", Proc. of the 14th IEEE Symposium on Computer Arithmetic, pp. 22-29, April 1999.
11. R. E. Ladner and M. J. Fischer, "Parallel prefix computation", Journal of the ACM, Vol.27 (4), pp. 831-838, October 1980.
12. R. P. Brent and H. T. Kung, "A Regular Layout for Parallel Adders", IEEE Transactions on Computers, Vol.C-31 (3), pp. 260-264, March 1982.
13. P. M. Kogge and H. S. Stone, "A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations", IEEE Transactions on Computers, Vol.22 (8), pp. 783-791, August 1973.
14. T. Han and D.A. Carlson, "Fast area-efficient VLSI adders", Proc. of the 8th IEEE Symposium on Computer Arithmetic, pp. 49-56, September 1987.
15. S. Knowles, "A Family of Adders", Proc. of the 15th IEEE Symposium on Computer Arithmetic, pp. 277-284, April 2001.