메뉴 건너뛰기




Volumn , Issue , 2004, Pages 373-376

FPGA-efficient phase-to-I/Q architecture

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER ARCHITECTURE; COMPUTER SOFTWARE PORTABILITY; COMPUTER SOFTWARE REUSABILITY; ELECTRIC TRANSFORMERS; FLIP FLOP CIRCUITS; ITERATIVE METHODS; MATHEMATICAL MODELS; RANDOM ACCESS STORAGE; ROM; VECTORS;

EID: 14844314434     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (1)

References (9)
  • 1
    • 0011450404 scopus 로고
    • Binary computation algorithms for co-ordinate rotation and function generation
    • Aeroelectronics Department of Convair, Fort Worth, June 15
    • J. E. Volder, "Binary computation algorithms for co-ordinate rotation and function generation," Internal technical report IAR-1.148, Aeroelectronics Department of Convair, Fort Worth, June 15 1956.
    • (1956) Internal Technical Report IAR-1.148
    • Volder, J.E.1
  • 5
    • 84893788228 scopus 로고    scopus 로고
    • High-speed architecture and hardware implementation of a 16-bit 100-MHz numerically controlled oscillator
    • Den Haag, Holland
    • M. Dachroth, B. Hoppe, H. Meuth, and U. H. Steiger, "High-Speed Architecture and Hardware Implementation of a 16-bit 100-MHz Numerically Controlled Oscillator," Proc. of ESSCIRC'98, pp. 456-459, (Den Haag, Holland), 1998.
    • (1998) Proc. of ESSCIRC'98 , pp. 456-459
    • Dachroth, M.1    Hoppe, B.2    Meuth, H.3    Steiger, U.H.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.