|
Volumn , Issue , 2004, Pages 269-272
|
Design constraints of a HyperTransport-Compatible network-on-chip
|
Author keywords
[No Author keywords available]
|
Indexed keywords
HYPERTRANSPORT (HT);
NETWORK ON CHIP (NOC) TECHNOLOGY;
PCI BUS;
SYSTEM ON CHIP (SOC) TECHNOLOGY;
COMMUNICATION SYSTEMS;
COMPUTER ARCHITECTURE;
DATA TRANSFER;
DECODING;
ERROR ANALYSIS;
INTERCONNECTION NETWORKS;
NETWORK PROTOCOLS;
MICROPROCESSOR CHIPS;
|
EID: 14844291572
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (6)
|
References (10)
|