Formal verification of a bus structure modeled in SystemC

Conference Proceedings - 2nd Annual IEEE Northeast Workshop on Circuits and Systems, NEWCAS 2004

Volumn , Issue , 2004, Pages 61-64

  Habibi, Ali ^a   Tahar, Sofiène ^a   Halleb, Lazhar ^a  

^a Gina Cody School of Engineering and Computer Science   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BUS STRUCTURES; MODEL CHECKING; REGISTER-TRANSFER LEVEL (RTL); SYSTEM LEVEL DESIGNS;

CODES (SYMBOLS); COMPUTER HARDWARE; COMPUTER SOFTWARE; DIGITAL LIBRARIES; GRAPHIC METHODS; MATHEMATICAL MODELS; OBJECT ORIENTED PROGRAMMING;

SYSTEMS ANALYSIS;

EID: 14844288439     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. P. Alexander, R. Kamath and D. Barton. System Specification in Rosetta. In Proc. IEEE Engineering of Computer Based Systems Symposium, UK, April 2000.
2. P. Bellows and B. Hutchings. JHDL - An HDL for Reconfigurable Systems. IEEE Symposium on FPGAs for Custom Computing Machines. IEEE Computer Society Pres, Los Alamitos. CA, pp. 175-184, 1998.
3. Cadence. Formal Verification Using Affirma FormalCheck, version 2.4, Auguest 1999.
4. P. Cousot and R. Cousot. Abstract interpretation frameworks. Journal of Logic and Computation, 2(4):511-547, August 1992.
5. D B. P. Douglass. Real-Time UML. Addison-Wesley, 2000.
6. IEEE Std. 1364-2001, IEEE Standard for Verilog Hardware Description Language 2001. ISBN 0- 7381-2827-9. IEEE Product No. SH94921-TBR.
7. M. Kantrowitz and L. Noack. I'm Done Simulating: Now What? Verifi cation Coverage Analysis and Correctness Checking of the DECchip21164 Alpha Microprocessor, In Proc. ACM/IEEE Design Automation Conference, 1996.
8. C. Kern and M. Greenstreet. Formal Verifi cation in Hardware Design: A Survey, ACM Transactions on Design Automation of E. Systems. Vol. 4, April
9. P. C. Pixley. Integrating model checking into the semiconductor design fbw, Computer Design's Electronic Systems journal, pp. 67-74, March 1999.
10. R. Roth and D. Ramanathan. A High-Level Hardware Design Methodology Using C++, In Proc. 4th High Level Design Validation and Test Workshop, San Diego, pp 73-80, 1999.
11. Systemc 2.0.1 language reference manual. open systemc initiative. 2003.
12. Systemc website: http://www.systemc.org, 2004.
13. F. Vederine. Analyses totales de programmes par interpretation abstraite. PhD thesis, Ecole Polytechnique. Paris, France, 2000.