-
1
-
-
84946098797
-
Hardware/software partitioning in embedded system design
-
P. Arató, S. Juhász, Z.A. Mann, A. Orbán, D. Papp, Hardware/software partitioning in embedded system design, in: Proceedings of the IEEE International Symposium on Intelligent Signal Processing, 2003
-
(2003)
Proceedings of the IEEE International Symposium on Intelligent Signal Processing
-
-
Arató, P.1
Juhász, S.2
Mann, Z.A.3
Orbán, A.4
Papp, D.5
-
3
-
-
0031678286
-
Interface synthesis for embedded applications in a co-design environment
-
A. Basu, R. Mitra, P. Marwedel, Interface synthesis for embedded applications in a co-design environment, in: 11th IEEE International Conference on VLSI Design, 1998, pp. 85-90
-
(1998)
11th IEEE International Conference on VLSI Design
, pp. 85-90
-
-
Basu, A.1
Mitra, R.2
Marwedel, P.3
-
6
-
-
0036047772
-
Component-based design approach for multicore SoCs
-
W. Cesario, A. Baghdadi, L. Gauthier, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, A.A. Jerraya, M. Diaz-nava, Component-based design approach for multicore SoCs, in: DAC'02, 2002
-
(2002)
DAC'02
-
-
Cesario, W.1
Baghdadi, A.2
Gauthier, L.3
Lyonnard, D.4
Nicolescu, G.5
Paviot, Y.6
Yoo, S.7
Jerraya, A.A.8
Diaz-Nava, M.9
-
7
-
-
0032658032
-
IPCHINOOK: An integrated IP-based design framework for distributed embedded systems
-
P. Chou, R. Ortega, K. Hines, K. Partridge, G. Borriello, IPCHINOOK: an integrated IP-based design framework for distributed embedded systems, in: Design Automation Conference, 1999, pp. 44-49
-
(1999)
Design Automation Conference
, pp. 44-49
-
-
Chou, P.1
Ortega, R.2
Hines, K.3
Partridge, K.4
Borriello, G.5
-
9
-
-
0004255753
-
Overview of the ptolemy project
-
Department of Electrical Engineering and Computer Science, University of California, Berkeley
-
J. Davis, C. Hylands, J. Janneck, E.A. Lee, J. Liu, X. Liu, S. Neuendorffer, S. Sachs, M. Stewart, K. Vissers, P. Whitaker, Y. Xiong, Overview of the Ptolemy project, Tech. Rep., Department of Electrical Engineering and Computer Science, University of California, Berkeley, 2001
-
(2001)
Tech. Rep.
-
-
Davis, J.1
Hylands, C.2
Janneck, J.3
Lee, E.A.4
Liu, J.5
Liu, X.6
Neuendorffer, S.7
Sachs, S.8
Stewart, M.9
Vissers, K.10
Whitaker, P.11
Xiong, Y.12
-
12
-
-
0035707632
-
Estimating probabilistic timing performance for real-time embedded systems
-
X. Hu, T. Zhou, E. Sha, Estimating probabilistic timing performance for real-time embedded systems, IEEE Transactions on VLSI Systems 9 (6)
-
IEEE Transactions on VLSI Systems
, vol.9
, Issue.6
-
-
Hu, X.1
Zhou, T.2
Sha, E.3
-
13
-
-
0032630848
-
Methodology and technology for virtual component-driven hardware/software co-design on the system level
-
S.J. Krolikoski, F. Schirrmeister, B. Salefski, J. Rowson, G. Martin, Methodology and technology for virtual component-driven hardware/software co-design on the system level, in: ISCAS, 1999
-
(1999)
ISCAS
-
-
Krolikoski, S.J.1
Schirrmeister, F.2
Salefski, B.3
Rowson, J.4
Martin, G.5
-
15
-
-
0031700355
-
Software and mechanical cosimulation for automotive applications
-
P.L. Marrec, C.A. Valderrama, F. Hessel, A.A. Jerraya, M. Attia, O. Cayrol, Hardware, software and mechanical cosimulation for automotive applications, in: IEEE International Workshop on Rapid Systems Prototyping, 1998
-
(1998)
IEEE International Workshop on Rapid Systems Prototyping
-
-
Marrec, P.L.1
Valderrama, C.A.2
Hessel, F.3
Jerraya, A.A.4
Attia, M.5
Cayrol, O.6
Hardware7
-
16
-
-
84893675772
-
Component selection and matching for IP-based design
-
IEEE Press
-
G. Martin, R. Seepold, T. Zhang, L. Benini, and G.D. Micheli Component selection and matching for IP-based design Proceedings of Design, Automation and Test in Europe 2001 IEEE Press
-
(2001)
Proceedings of Design, Automation and Test in Europe
-
-
Martin, G.1
Seepold, R.2
Zhang, T.3
Benini, L.4
Micheli, G.D.5
-
19
-
-
0032667238
-
Fast prototyping: A system design flow for fast design, prototyping and efficient IP reuse
-
F. Pogodalla, R. Hersemeule, P. Coulomb, Fast prototyping: a system design flow for fast design, prototyping and efficient IP reuse, In: CODES, 1999
-
(1999)
CODES
-
-
Pogodalla, F.1
Hersemeule, R.2
Coulomb, P.3
-
20
-
-
0037911294
-
Automatic component protocol adaptation with the CoConut/J tool suite
-
R.H. Reussner Automatic component protocol adaptation with the CoConut/J tool suite Future Generation Computer Systems 19 5 2003 627 639
-
(2003)
Future Generation Computer Systems
, vol.19
, Issue.5
, pp. 627-639
-
-
Reussner, R.H.1
-
23
-
-
14544268414
-
Logic foundry: A rapid prototyping tool for FPGA-based DSP systems
-
Department of Computer Science, University of Maryland
-
G. Spivey, S.S. Bhattacharyya, K. Nakajima, Logic Foundry: A rapid prototyping tool for FPGA-based DSP systems, Tech. Rep., Department of Computer Science, University of Maryland, 2002
-
(2002)
Tech. Rep.
-
-
Spivey, G.1
Bhattacharyya, S.S.2
Nakajima, K.3
|