Semantics and verification of action diagrams with linear timing constraints

ACM Transactions on Design Automation of Electronic Systems

Volumn 3, Issue 1, 1998, Pages 21-50

  Khordoc, K ^a   Cerny, E ^b  

^a MCGILL UNIVERSITY   (Canada)

^b UNIVERSITÉ DE MONTRÉAL   (Canada)

Author keywords

Causality; Compatibility of interfaces; Hardware interfaces; Timing diagrams; Timing verification; Verification

Indexed keywords

EID: 1442341425     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/270580.270582     Document Type: Article

References (29)

1. ABADI, M. AND LAMPORT, L. 1990. Composing specifications. Digital Equipment Corp., Rep. #66, October 10.
2. ABADI, M., LAMPORT, L., AND WOLPER, P. 1989. Realizable and unrealizable specifications of reactive systems. In Automata Languages and Programming. Vol. 372, LNCS, G. Ausiello, M. Dezani-Ciancaglini, S. Ronchi Della Rocha, Eds., Springer-Verlag, 1-17.
3. ALUR, R. AND DILL, D. 1994. A theory of timed automata. Theor. Comput. Sci. 126, 183-235.
4. ALUR, R. AND HENZINGER, T. 1990. Real-time logics: Complexity and expressiveness. In Proceedings of the Eighth Annual Symposium on Logic in Computer Science.
5. ALUR, R., COUCOUBETIS, C., AND DILL, D. 1993. Model-checking in dense real time. Inf. Comput. 104, 1, 2-34.
6. AMON, T., HULGAARD, H., BORRIELLO, G., AND BURNS, S. 1993. Timing analysis of concurrent systems: An algorithm for determining time separation of events. In Proceedings of ICCD-93 (Oct.).
7. BERKANE, B., GANDRABUR, S., AND CERNY, E. 1996. Timing diagrams: Semantics and timing analysis. In Proceedings of Asian Pacific CHDL'96 (Jan.).
8. BERTHET, C. AND CERNY, E. 1988. An algebraic model for asynchronous circuits verification. IEEE Trans. Comput. 37, 7 (July), 835-847.
9. BORRIELLO, G. 1988. A new interface specification methodology and its application to transducer synthesis. Ph.D. Thesis, EECS, University of California, Berkeley.
10. BRZOZOWSKI, J. A., GAHLINGER, T., AND MAVADDAT, F. 1991. Consistency and satisfiability of waveform timing specifications. Networks 21, 91-107.
11. BURKS, T. M. AND SAKALLAH, K. A. 1993. Min-max linear programming and the timing analysis of digital circuits. In Proceedings of ICCD-93 (Oct.), 152-155.
12. DILL, D. L. 1989a. Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits. MIT Press, Cambridge, MA.
13. DILL, D. 1989b. Timing assumptions and verification of finite state concurrent systems. In International Workshop on the Verification of Finite State Systems (Grenoble, France). Also in Lecture Notes in Computer Science (LNCS) 407, Springer-Verlag.
14. GIRODIAS, P. AND CERNY, E. 1996. Interface timing verification with delay correlation using constraint logic programming. Tech. Rep. LASSO-96-09#1, LASSO Laboratory, I.R.O. Dept., Université de Montréal, Montreal, Canada, Sept.
15. GIRODIAS, P., CERNY, E., AND OLDER, W. J. 1995. Solving linear, min and max constraint systems using CLP based on relational arithmetic. Submitted to International Conference on Principles and Practice of Constraint Programming (CP95) (Marseille, Sept.).
16. HALBWACHS, N., CASPI, P., RAYMOND, P., AND PILAUD, D. 1992. The synchronous dataflow programming language LUSTRE. IEEE Special Issue on Synchronous Languages.
17. HULGAARD, H., BURNS, S. M., AMON, T., AND BORRIELLO, G. 1993. Practical applications of an efficient time separation of events algorithm. In Proceedings of ICCAD-93 (Santa Clara, CA, Nov.).
18. KHORDOC, K. 1996. Action diagrams: A methodology for the specification and verification of real-time systems. Ph.D. Thesis, McGill University, Montreal, Canada.
19. KHORDOC, K. AND CERNY, E. 1994. Modeling cell-processing hardware with action diagrams. In Proceedings of ISCAS-94 (June).
20. KHORDOC, K., DUFRESNE, M., CERNY, E., BABKINE, P.-A., AND SILBURT, A. 1993. Integrating behavior and timing in executable specifications. In Proceedings of CHDL'93 (April).
21. KLUSNER, A. S. 1993. Models and axioms for a fragment of real time process algebra. Ph.D. Thesis, CWI, Amsterdam.
22. KU, D. C. AND DE MICHEH, G. 1992. High Level Synthesis of ASICs Under Timing and Synchronization Constraints. Kluwer Academic.
23. MCMILLAN, K. AND DILL, D. 1992. Algorithms for interface timing verification. In Proceedings of ICCD-92 (Oct.).
24. OLDER, W. AND VELLINO, A. 1993. Constraint arithmetic on real intervals. In Constraint Logic Programming: Selected Research.
25. RONY, P. 1980. Interfacing fundamentals: Timing diagram conventions. Comput. Des. (Jan.), 152-153.
26. TARJAN, R. E. 1983. Data Structures and Network Algorithms. SIAM, Philadelphia.
27. VANBEKBERGEN, P., GOOSSENS, G., AND LIN, B. 1994. Modeling and synthesis of timed asynchronous circuits. In Proceedings of EURO-DAC'94.
28. VAN HENTENRYCK, P. 1989. Constraint Satisfaction in Logic Programming. MIT Press, Cambridge, MA.
29. WIATROWSKI, C. AND HOUSE, C. 1980. Logic Circuits and Microcomputer Systems. McGraw-Hill, New York.