Exploiting don't cares during data sequencing using genetic algorithms

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 1999-January, Issue , 1999, Pages 303-306

  Drechsler, Nicole ^a   Drechsler, Rolf ^a  

^a UNIVERSITY OF FREIBURG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; ELECTRIC POWER SUPPLIES TO APPARATUS; LOW POWER ELECTRONICS;

CIRCUIT TESTING; DATA ORDERING; DATA SEQUENCING; DON'T-CARES; LOW-POWER DESIGN;

GENETIC ALGORITHMS;

EID: 1442320032     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.1999.760019     Document Type: Conference Paper

References (20)

1. A.P. Chandrakasan, M. Potkonjak, J. Rabaey, and R.W. Brodersen. HYPER-LP: A system for power minimization using architectural transformations. In Int'l Conf. on CAD, pages 300-303, 1992.
2. J. Costa, P. Flores, H. Neto, J. Monteiro, and J. Marques Silva. Exploiting don't cares in test patterns to reduce power during BIST. In European Test Workshop, pages 34-36, 1998.
3. L. Davis. Applying adaptive algorithms to epistatic domains. In Proceedings of IJCAI, pages 162-164, 1985.
4. L. Davis. Handbook of Genetic Algorithms, van Nostrand Reinhold, New York, 1991.
5. S. Devadas and S. Malik. A survey of optimization techniques targetting low power VLSI circuits. In Design Automation Conf., pages 242-247, 1995.
6. R. Drechsler. Evolutionary Algorithms for VLSI CAD. Kluwer Academic Publisher, 1998.
7. R. Drechsler and N. Gockel. A genetic algorithm for data sequencing. Electronic Letters, 33(10):843-845, 1997.
8. P. Flores, H. Neto, K. Chakrabarty, and J. Marques Silva. A model and algorithm for computing minimum-size test patterns. In European Test Workshop, pages 147-148, 1998.
9. M.R. Garey and D.S. Johnson. Computers and Intractability - A Guide to NP-Completeness. Freemann, San Francisco, 1979.
10. D.E. Goldberg and R. Lingle. Alleles, loci, and the traveling salesman problem. In Int'l Conference on Genetic Algorithms, pages 154-159, 1985.
11. J.H. Holland. Adaption in Natural and Artifical Systems. The University of Michigan Press, Ann Arbor, MI, 1975.
12. S. Iman and M. Pedram. Multi-level network optimization for low power. In Int'l Conf. on CAD, pages 372-377, 1994.
13. R. Murgai, M. Fujita, and S.C. Krishnan. Data sequencing for minimum-transition transmission. In Int'l Workshop on Logic Synth., pages 4:4.11-4.20, 1995.
14. I.M. Oliver, D.J. Smith, and J.R.C. Holland. A study of permutation crossover operators on the traveling salesman problem. In Int'l Conference on Genetic Algorithms, pages 224-230, 1987.
15. W.-Z. Shen, J.-Y. Lin, and F.-W. Wang. Transistor reordering rules for power reduction in CMOS gates. In ASP Design Automation Conf., pages 1-6, 1995.
16. V. Tiwari, S. Malik, and A. Wolfe. Power analysis of embedded software: A first step towards software power minimization. In Int'l Conf. on CAD, pages 384-390, 1994.
17. V. Tiwari, S. Malik, A. Wolfe, and M. Lee. Instruction level power analysis and optiomization of software. In VLSI Design Conf, 1996.
18. C. Tsui, M. Pedram, and A.M. Despain. Technology decomposition and mapping targeting low power dissipation. In Design Automation Conf, pages 68-73, 1993.
19. H. Vaishnav and M. Pedram. PCUBE: A performance driven placement algorithm for low power design. In European Design Automation Conf, pages 72-77, 1993.
20. D. Whitley, T. Starkweather, and D. Fuquay. Scheduling problems and traveling salesman: The genetic edge recombination operator. In Int'l Conference on Genetic Algorithms, pages 133-140, 1989.