-
1
-
-
0021428663
-
Residue Arithmetic: A Tutorial with Examples
-
May
-
F.J. Taylor, "Residue Arithmetic: A Tutorial with Examples," Computer, vol. 17, no. 5, pp. 50-62, May 1984.
-
(1984)
Computer
, vol.17
, Issue.5
, pp. 50-62
-
-
Taylor, F.J.1
-
3
-
-
84869479242
-
The Design and Implementation of the IMS A110 Image and Signal Processor
-
San Diego, May 15-18
-
S.R. Barraclough, M. Sotheran, K. Burgin et al., "The Design and Implementation of the IMS A110 Image and Signal Processor," Proc. IEEE Custom Integrated Circuits Conf., pp. 24.5.1-24.5.4, San Diego, May 15-18, 1989.
-
(1989)
Proc. IEEE Custom Integrated Circuits Conf.
-
-
Barraclough, S.R.1
Sotheran, M.2
Burgin, K.3
-
4
-
-
0017481467
-
The Use of Residue Number Systems in the Design of Finite Impulse Response Digital Filters
-
Apr.
-
W.K. Jenkins and B.J. Leon, "The Use of Residue Number Systems in the Design of Finite Impulse Response Digital Filters," IEEE Trans. Circuits and Systems, vol. 24, pp. 191-201, Apr. 1977.
-
(1977)
IEEE Trans. Circuits and Systems
, vol.24
, pp. 191-201
-
-
Jenkins, W.K.1
Leon, B.J.2
-
5
-
-
0022044241
-
Hybrid VLSI Architecture FIR Filters Using Residue Number Systems
-
Apr.
-
M.A. Bayoumi, G.A. Jullien, and W.C. Miller, "Hybrid VLSI Architecture FIR Filters Using Residue Number Systems," Electronics Letters, vol. 21, pp. 358-359, Apr. 1985.
-
(1985)
Electronics Letters
, vol.21
, pp. 358-359
-
-
Bayoumi, M.A.1
Jullien, G.A.2
Miller, W.C.3
-
6
-
-
0027702824
-
Full Adder-Based Arithmetic Units for Finite Integer Rings
-
Nov.
-
T. Stouraitis, S.W. Kim, and A. Skavantzos, "Full Adder-Based Arithmetic Units for Finite Integer Rings," IEEE Trans. Circuits and Systems - II, vol. 40, pp. 740-745, Nov. 1993.
-
(1993)
IEEE Trans. Circuits and Systems - II
, vol.40
, pp. 740-745
-
-
Stouraitis, T.1
Kim, S.W.2
Skavantzos, A.3
-
7
-
-
0028549840
-
New Bit-Serial VLSI Implementation of RNS FIR Digital Filters
-
Nov.
-
C-L. Wang, "New Bit-Serial VLSI Implementation of RNS FIR Digital Filters," IEEE Trans. Circuits and Systems - II, vol. 41, pp. 768-772, Nov. 1994.
-
(1994)
IEEE Trans. Circuits and Systems - II
, vol.41
, pp. 768-772
-
-
Wang, C.-L.1
-
8
-
-
0023995237
-
High-Speed Signal Processing Using Systolic Arrays over Finite Rings
-
Apr.
-
M. Taheri, G.A. Jullien, and W.C. Miller, "High-Speed Signal Processing Using Systolic Arrays Over Finite Rings," IEEE J. Selected Areas of Comm., vol. 6, pp. 504-512, Apr. 1988.
-
(1988)
IEEE J. Selected Areas of Comm.
, vol.6
, pp. 504-512
-
-
Taheri, M.1
Jullien, G.A.2
Miller, W.C.3
-
9
-
-
51249172205
-
An Efficient Bit-Level Systolic Cell Design for Finite Ring Digital Signal Processing Applications
-
G.A. Jullien, P.D. Bird, J.T. Carr et al., "An Efficient Bit-Level Systolic Cell Design for Finite Ring Digital Signal Processing Applications," J. VLSI Signal Processing, vol. 1, pp. 189-207,1989.
-
(1989)
J. VLSI Signal Processing
, vol.1
, pp. 189-207
-
-
Jullien, G.A.1
Bird, P.D.2
Carr, J.T.3
-
10
-
-
0025635450
-
Improved Cellular Structures for BitSteered ROM Finite Ring Systolic Arrays
-
New Orleans, May 1-3
-
G.A. Jullien and W.C. Miller, "Improved Cellular Structures for BitSteered ROM Finite Ring Systolic Arrays," Proc. IEEE Int'l Symp. Circuits and Systems, pp. 1,415-1,417, New Orleans, May 1-3,1990.
-
(1990)
Proc. IEEE Int'l Symp. Circuits and Systems
-
-
Jullien, G.A.1
Miller, W.C.2
-
11
-
-
33747004624
-
VLSI Architecture for a Convolution-Based DCT in Residue Arithmetic
-
San Diego, May 10-13
-
S. Wolter, R. Klaassen, D. Birreck, and R. Laur, "VLSI Architecture for a Convolution-Based DCT in Residue Arithmetic," Proc. IEEE Int'l Symp. Circuits and Systems, pp. 2,108-2,111, San Diego, May 10-13, 1992.
-
(1992)
Proc. IEEE Int'l Symp. Circuits and Systems
-
-
Wolter, S.1
Klaassen, R.2
Birreck, D.3
Laur, R.4
-
12
-
-
0028320347
-
Design of Residue Generators and Multioperand Modular Adders Using Carry-Save Adders
-
Jan.
-
S.J. Piestrak, "Design of Residue Generators and Multioperand Modular Adders Using Carry-Save Adders," IEEE Trans. Computers, vol. 43, no. 1, pp. 68-77, Jan. 1994.
-
(1994)
IEEE Trans. Computers
, vol.43
, Issue.1
, pp. 68-77
-
-
Piestrak, S.J.1
-
13
-
-
0347595033
-
Design of a Discrete Cosine Transform Circuit Using the Residue Number System
-
Paris, Feb. 22-25
-
A. Wrzyszcz, D. Caban, and E.L. Dagless, "Design of a Discrete Cosine Transform Circuit Using the Residue Number System," Proc. European Conf. Design Automation, pp. 584-588, Paris, Feb. 22-25, 1993.
-
(1993)
Proc. European Conf. Design Automation
, pp. 584-588
-
-
Wrzyszcz, A.1
Caban, D.2
Dagless, E.L.3
-
14
-
-
0027886480
-
a + 1 Multiplier
-
Cambridge, Mass., Oct. 3-6
-
a + 1 Multiplier," Proc. IEEE Int'l Conf. Computer Design, pp. 614-617, Cambridge, Mass., Oct. 3-6,1993.
-
(1993)
Proc. IEEE Int'l Conf. Computer Design
, pp. 614-617
-
-
Wrzyszcz, A.1
Milford, D.2
-
17
-
-
0024611252
-
High-Speed CMOS Circuit Technique
-
Feb.
-
J. Yuan and C. Svensson, "High-Speed CMOS Circuit Technique," IEEE J. Solid-State Circuits, vol. 24, pp. 62-70, Feb. 1989.
-
(1989)
IEEE J. Solid-State Circuits
, vol.24
, pp. 62-70
-
-
Yuan, J.1
Svensson, C.2
-
18
-
-
0028262002
-
Dynamic Computational Blocks for Bit-Level Systolic Arrays
-
Jan.
-
G.A. Jullien, W.C. Miller, R. Grondin et al., "Dynamic Computational Blocks for Bit-Level Systolic Arrays," IEEE J. Solid-State Circuits, vol. 29, pp. 14-22, Jan. 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, pp. 14-22
-
-
Jullien, G.A.1
Miller, W.C.2
Grondin, R.3
-
19
-
-
0024180789
-
RAM-JET: Towards the Removal of Multiplicative Complexity in Digital Signal Processing VLSI Architectures
-
Pacific Grove, Calif., Oct. 31-Nov. 2
-
G.A. Jullien, B. Erickson, and W.C. Miller, "RAM-JET: Towards the Removal of Multiplicative Complexity in Digital Signal Processing VLSI Architectures," Proc. Asilomar Conf. Signals, Systems, and Computers, pp. 748-752, Pacific Grove, Calif., Oct. 31-Nov. 2, 1988.
-
(1988)
Proc. Asilomar Conf. Signals, Systems, and Computers
, pp. 748-752
-
-
Jullien, G.A.1
Erickson, B.2
Miller, W.C.3
|