Harmonic analysis and output filter design for multilevel PWM inverters

Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering

Volumn 23, Issue 10, 2003, Pages 78-82

  Wang, Yi ^a   Li, He Ming ^a   Shi, Xin Chun ^a   Zhu, Ling ^a  

^a NORTH CHINA ELECTRIC POWER UNIVERSITY   (China)

Author keywords

Harmonics; Medium voltage ASD; Multilevel; Output filter; PWM

Indexed keywords

ELECTRIC FILTERS; HARMONIC ANALYSIS; POWER ELECTRONICS; PULSE WIDTH MODULATION; VOLTAGE CONTROL;

ADJUSTABLE SPEED DRIVES; LARGE CAPABILITY; MEDIUM VOLTAGE ADJUSTABLE SPEED DRIVES; MULTILEVEL PULSE WIDTH MODULATION INVERTERS; OUTPUT FILTER;

ELECTRIC INVERTERS;

EID: 1442303234     PISSN: 02588013     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (7)

1. Wu Hongyang, He Xiangning. Relationship between multilevel carrier-based PWM and SVPWM and its applications[J]. Proceedings of the CSEE, 2002, 22(5): 10-15.
2. Juergen K Steinke. Use of an LC filter to achieve a motor-friendly performance of the PWM voltage source inverter[J]. IEEE Trans. on Energy Conversion, 1999, 14(3): 649-654.
3. Wan Jianru, Lin Zhiqiang, Yu Huajun, et al. Research on motor terminal over-voltage caused by high-frequency PWM pulse[J]. Proceedings of the CSEE, 2001, 21(11): 43-47.
4. Annette von Jouanne, Prasad N. Design considerations for an inverter output filter to mitigate the effects of long motor leads in ASD applications[J]. IEEE Trans. on Industry Applications, 1997, 33(5): 1138-1145.
5. Tong Weiming, Li Kejing, Zhai Guofu, et al. Harmonic analysis of PWM VSI in process of VVVF[J]. Power Electronics, 1995, 29(3): 47-51.
6. Dudi A. Rendusara. An improved inverter output filter configuration reduces common and differential modes dv/dt at the motor terminals in PWM drive systems[J]. IEEE Trans. on Power Electronics, 1998, 13(6): 1135-1143.