Adaptive DMA-based I/O interfaces for data stream handling in multi-grained reconfigurable hardware architectures

Proceedings - 17th Symposium on Integrated Cicuits and Systems Design, SBCCI2004

Volumn , Issue , 2004, Pages 141-146

  Thomas, Alexander ^a   Zander, Thomas ^a   Becker, Juergen ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

Adaptive I O interfaces; Data stream handling; HoneyComb architecture; Multi grained reconfigurable hardware architecture

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DATA PROCESSING; DIGITAL SIGNAL PROCESSING; MICROPROCESSOR CHIPS; MOBILE TELECOMMUNICATION SYSTEMS; MULTIMEDIA SYSTEMS; RANDOM ACCESS STORAGE;

ADAPTIVE I/O INTERFACES; DATA STREAM HANDLING; HONEYCOMB ARCHITECTURE; MULTI-GRAINED RECONFIGURABLE HARDWARE ARCHITECTURE;

COMPUTER ARCHITECTURE;

EID: 14244258447     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1016568.1016609     Document Type: Conference Paper

References (13)

1. [Kr0] R. Kress: A fast reconfigurable ALU for Xputers; Ph. D. dissertation, Kaiserslautern University, 1996
2. [Be0l] Juergen Becker, Thilo Pionteck, Manfred Glesner: DReAM: A Dynamically Reconfigurable Architecture for Future Mobile Communication Applications; 10th International Conference on Field Programmable Logic and Applications, Villach, Österreich, 2000.
3. [Be02] Becker, J.; Hartenstein, R. Configware and Morphware going Mainstream; Elsevier Journal of Systems Architecture JSA (Special Issue on Reconfigurable Systems), Oktober 2003.
4. [Be03] Becker, J.;Thomas, A.; Vorbach, M.; Baumgarte, V.: An Industrial/Academic Configurable System-on-Chip Project (CSoC): Coarse-grain XPP-/Leon-based Architecture Integration; Kongressbericht Design, Automation and Test in Europe Conference (DATE 2003), München, März 2003
5. [Be04] Becker, J.; Thomas, A.; Scheer, M.: Datapath and Compiler Integration of Coarse-grain Reconfigurable XPP-Arrays into Pipelined RISC Processors; Proceedings of IFIP International Conference on Very Large Scale Integration (IFIP VLSI-SOC 2003), Darmstadt, Germany, Dezember 1-3, 2003
6. [Th0l] A. Thomas, J. Becker: Aufbau- und Stnikturkonzepte einer adaptiven multigranularen rekonfigurierbaren Hardwarearchitektur; 17th International Conference on Architecture of Computing Systems - Dynamic Reconfigurable Systems Workshop (ARCS 2004); Augsburg, Germany, March 23-26, 2004
7. [XP01] V. Baumgarte, F. Mayr, A. Nuckel, M. Vorbach, M. Weinhardt: PACT XPP Technologies - A Self-Reconfigurable Data Processing Architecture; The 1st Int'l. Conference of Engineering of Reconfigurable Systems and Algorithms (ERSA'01), Las Vegas, NV, June 2001.
8. [XI01] Xilinx, Inc.; http://www.xilinx.com
9. [AL01] Altera Corp.: http://www.altera.com
10. [TR01] Triscend A7 Configurable System-on-Chip Platform-Data Sheet http://www.triscend.com/products/ dsa7csoc_summary.pdf
11. [AT01] Atmel Corp.: http://www.atmel.com
12. [QU01] Quicksilver Technology, Inc.; http://www.quicksilvertech.com
13. [NEC1] DRLE, dynamic reconfigurable logic engine, http://www.nec.co.Jp/ press/en/9902/1502-01.html