Effective and efficient FPGA synthesis through functional decomposition based on information relationship measures

Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001

Volumn , Issue , 2001, Pages 30-37

  Jozwiak L ^a   Chojnacki, A ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

INTELLIGENT NETWORKS; SYSTEMS ANALYSIS;

AUTOMATIC CIRCUITS; BOTTOM UP; CIRCUIT SYNTHESIS; FPGA CIRCUITS; FPGA SYNTHESIS; FUNCTIONAL DECOMPOSITION;

RECONFIGURABLE HARDWARE;

EID: 13944272909     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2001.952114     Document Type: Conference Paper

References (19)

1. R.L. Ashenhurst: The decomposition of switching functions, Proceedings of International Symposium on the Theory of Switching Functions, p. 74-116, April 1959.
2. A. Chojnacki, L. Jóźwiak: Multi-valued Sub-function Encoding in Functional Decomposition Based on Information Relationship Measures, 30th IEEE International Symposium on Multiple-valued Logic, ISMVL '2000
3. H.A. Curtis: A Generalized Tree Circuits, Journal of the Association for Computing Machinery, 8:484-496, 1961.
4. L. Jóźwiak: General Decomposition and Its Use in Digital Circuit Synthesis, VLSI Design, vol.3, No 3, 1995.
5. L. Jóźwiak: Information Relationships and Measures - An Analysis Apparatus for Efficient Information System Synthesis, 23rd EUROMICRO Conference, Budapest, Hungary, September 1-4, 1997, pp. 13-23, IEEE Computer Society Press.
6. L. Jóźwiak: Information Relationship Measures in Application to Logic Design, IEEE International Symposium on Multiple-Valued Logic, Freiburg Im Breisgan, Germany, May 20-22, 1998
7. L. Jóźwiak, A. Chojnacki: High-quality sub-function construction in functional decomposition based on information relationship measures, In Design, Automation and Test in Europe, pp. 383-390, 2001
8. L. Jóźwiak, P. Konieczny, Input Support Minimization for Efficient PLD and FPGA Synthesis IWLAS'96, pp. 30-37, 1996
9. Y.-T. Lai, K.-R.R. Pan, M. Pedram: OBDD-based function decomposition: algorithms and implementation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume: 15, Page(s): 977-990, Aug. 1996
10. G. N. Povarov: On Functional Separability of Boolean Functions, Lectures of the USSR Academy of Sciencies, Vol. 44, No 5, 1954
11. M. Rawski, L. Jóźwiak, T. Łuba: The Influence of the Number of Values in Sub-functions on the Effectiveness and Efficiency of the Functional Decomposition, 25th EUROMICRO Conference, Milan, Italy, September 1999
12. J.P. Roth, R.M. Karp: Minimization over Boolean Graphs, IBM Journal of Research and Development, April 1962.
13. H. Sawada, T. Suyama, A. Nagoya: Logic Synthesis for Look-Up Table Based FPGAs using Functional Decomposition and Support Minimization, ICCAD'95
14. E.M. Sentovich, et. al.: SIS: A System for Sequential Circuit Synthesis, Electronic Research Laboratory, University of California, Berkeley, Memorandum No. UCB/ERL M92/41, May 1992
15. nd ACM/IEEE Design Automation Conference, 1995
16. C. Scholl: Multi-output functional decomposition with exploitation of don't cares, Design, Automation and Test in Europe, Page(s): 743-748, 1998
17. C.E. Shannon: The Synthesis of Two-Terminal Switching Circuits, The Bell Syst. Techn. Journal, Vol. 28, No 1, p. 59, 1949
18. B. Wurth, U. Schlichtmann, K. Eckl, K.J. Antreich: Functional Multiple-Output Decomposition with Application to Technology Mapping for Look-up Table Based FPGAs, ACM Transactions on Design Automation of Electronic Systems, Vol. 4, No. 3, July, 1999.
19. Collaborative Benchmarking Laboratory, Department of Computer Science at North Carolina State University, http://www.cbl.ncsu.edu/