Mixed synchronous/asynchronous state memory for low power FSM design

Proceedings of the EUROMICRO Systems on Digital System Design, DSD 2004

Volumn , Issue , 2004, Pages 363-370

  Cao, Cao ^a   Oelmann, Bengt ^a  

^a MID SWEDEN UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; ENERGY MANAGEMENT; FLIP FLOP CIRCUITS; LOGIC GATES; OPTIMIZATION; PROBLEM SOLVING; SWITCHING;

ASYNCHRONOUS STATE MEMORY; FINITE STATE MACHINES (FSM); LOCAL STATE MEMORY (LSM); POWER OPTIMIZATION;

ENERGY UTILIZATION;

EID: 13944256596     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dsd.2004.1333298     Document Type: Conference Paper

References (10)

1. 1999 ITRS Roadmap.
2. L. Benini and G. De Micheli, "Dynamic Power Management Design Techniques and CAD Tools," Kluwer Academic Publisher, 1998.
3. L. Benini and G. De Micheli, "Automatic Synthesis of Low-Power Gated Clock Finite-State Machines," IEEE Transactions on Computer-Aided Design for Integrated Circuits and Systems, 1996, vol. 15, no. 6, pp. 630-643.
4. L. Benini, P. Siegel, and G. De Micheli, "Saving Power by Synthesizing Gated Clocks for Sequential Circuits," IEEE Deisgn and Test of Computers, 1994, vol. 11, pp. 32-41.
5. E. Hwang, F. Vahid, and Y-C. Hsu, "FSMD Functional Partitioning for Low Power," in Proceedings of Design and Test in Europe, March, 1999, pp. 22-28.
6. B. Oelmann and M. O'Nils, "Asynchronous Control of Low-Power Gated Clock Finite-State Machines," in Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1999, pp. 915-918.
7. S-H. Chow, Y-C. Ho, anf T.Hwang, "Low-Power Realization of Finite-State Machines - A Decomposition Approach," ACM Transactions on Design Automation of Electronics Systems, 1996, vol. 1, no. 3, pp. 315-340.
8. Yang. S, (1991) Logic Synthesis and Optimization Benchmarks User Guide, version 3.0, MCNC Technical Report.
9. J.Monteiro, A.Oliveira "Finite State Machine Decomposition for Low Power," in 35th Design Automation Conference, June, 1998, pp. 758-763.
10. B. Oelmann, M. K. Tammemäe, M. Kruus, and M. O'Nils, "Automatic FSM Synthesis for Low-Power Mixed Synchronous/ Asynchronous Implementation," Journal of VLSI Design 2001, Special Issue on Low-Power Design, vol. 12, no. 2, pp. 167-186.