Non-contiguous linear placement for reconfigurable fabrics

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)

Volumn 18, Issue , 2004, Pages 1931-1938

  Ababei, Cristinel ^a   Bazargan, Kia ^a  

^a University of Minnesota   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL MEDIA; RECONFIGURABLE COMPUTING (RC); RECONFIGURABLE FABRICS; RECONFIGURABLE PROCESSOR UNIT (RPU);

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COMPUTER SIMULATION; CRYPTOGRAPHY; EMBEDDED SYSTEMS; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; OPTIMIZATION; PROBLEM SOLVING; TRANSISTORS; TREES (MATHEMATICS);

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 12444324587     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (30)

1. Y. Li, T. Callahan, E. Darnell, R. Harr, U. Kurkure, and J. Stockwood, "Hardware-Software Co-Design of Embedded Reconfigurable Architectures", ACM/IEEE Design Automation Conference (DAC), 2000, pp. 507-512.
2. K. Bazargan, S. Ogrenci, and M. Sarrafeadeh, "Integrating Scheduling and Physical Design into Coherent Compilation Cycle for Reconfigurable Computing Architectures", ACM/IEEE Design Automation Conference (DAC), 2001, pp. 635-640.
3. K. B. Chehida and M. Auguin, "HW/SW Partitioning Approach for Reconfigurable Systems Design", International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES), 2002, pp. 247-251.
4. G. Brebner, "The Swappable Logic Unit: A Paradigm for Virtual Hardware", International Symposium on Field-Programmable Custom Computing Machines (FCCM), 1997, pp. 72-81.
5. M. Dyer, C. Plessl, and M. Platzner, "Partially Reconfigurable Cores for Xilinx Virtex", International Conference on Field-Programmable Logic and Applications (FPL), 2002, pp. 292-301.
6. Z. Li, K. Compton, and S. Hauck, "Configuration Caching Techniques for FPGA", IEEE International Symposium on Field-Programmable Gate Arrays (FPGA), 2000, pp. 22-36.
7. S. Guccione, D. Levi, and P. Sundararajan, "JBits: Java based interface for reconfigurable computing", Military and Aerospace Programmable Logic Devices International Conference (MAPLD), 2002.
8. A. DeHon and J. Wawrzynek, "Embedded Tutorial: Reconfigurable Computing: What, Why, and Implications for Design Automation", ACM/IEEE Design Automation Conference (DAC), 1999, pp. 610-615.
9. S. Hauck, "The Roles of FPGAs in Reprogrammable Systems", Proceedings of the IEEE, 1998, 86(4): 615-638.
10. T. J. Callahan, P. Chong, A. DeHon, and J. Wawrzynek, "Fast Module Mapping and Placement for Datapaths in FPGAs", International Symposium on Field-Programmable Gate Arrays (FPGA), 1998., pp. 123-132.
11. S. -W. Cheng and K. -H. Cheng, "ENISLE: an intuitive heuristic nearly optimal solution for mincut and ratio mincut partitioning", International Symposium on Circuits and Systems (ISCAS), 2001, pp. 167-170.
12. J. Diaz, J. Petit, and M. Serna, "A Survey of Layout Problems", ACM Computing Surveys, Sept. 2002, pp. 313-356.
13. D. Mesquita, F. Moraes, J. Palma, L. Moller, and N. Calazans, "Remote and Partial Reconfiguration of FPGAs: Tools and Trends", Reconfigurable Architectures Workshop (RAW), 2003.
14. P. Foggia, C. Sansone, and M. Vento, "An Improved Algorithm for Matching Large Graphs", The 3rd IAPR-TC15 Workshop on Graph-based Representations, Ischia, 2001.
15. C. Lee, M. Potkonjak, and W. H. Mangione-Smith, "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems", ACM/IEEE International Symposium on Microarchitecture, 1997.
16. S. O. Memik, G. Memik, R. Jafari, and E. Kursun, "Global Resource Sharing for Synthesis of Control Data Flow Graphs on FPGAs", ACM/IEEE Design Automation Conference (DAC), 2003, pp. 604-609.
17. N. Moreano, G. Araujo, Z. Huang, and S. Malik, "Datapath Merging and Interconnection Sharing for Reconfigurable Architectures", International Symposium on System Synthesis (ISSS), 2002, pp. 38-43.
18. Xilinx Inc., Virtex II FPGA Advance Product Specification, 2001, Available at: www.xilinx.com.
19. http://amalfi.dis.unina.it/graph/db/vflib-2.0/doc/vflib.html
20. www-3.ibm.com/chips/products/asics/products/cores/efpga.html
21. http://www.xilinx.com/products/tables/fpga.htm#v2p
22. http://www.research.philips.com/InformationCenter/Global/FArticleSummary. asp?lNodeId-931#ambintel
23. http://research.microsoft.com/easyliving/
24. http://architecture.mit.edu/house_n/
25. http://www.awarehome.gatech.edu/
26. http://www.qstech.com/tech_products.htm
27. http://www.picochip.com/
28. http://www.xilinx.com/apps/epld.htm#CoolRunner
29. http://www.xilmx.com/publications/products/sp2e/wp_pdf/wp153.pdf
30. http://www.ece.umn.edu/users/ababei