Hardware assisted two dimensional ultra fast placement

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)

Volumn 18, Issue , 2004, Pages 1915-1922

  Handa, Manish ^a   Vemuri, Ranga ^a  

^a University of Cincinnati   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER OPERATING SYSTEMS; COMPUTER SIMULATION; FIELD PROGRAMMABLE GATE ARRAYS; ITERATIVE METHODS; MATHEMATICAL MODELS; ONLINE SEARCHING; SIMULATED ANNEALING; SOFTWARE ENGINEERING;

PLACEMENT; RECONFIGURABLE OPERATING SYSTEMS (ROS); SERIAL-PARALLEL ARCHITECTURE; SOFTWARE IMPLEMENTATION;

COMPUTER AIDED DESIGN;

EID: 12444278202     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. JBits Reference Manual Release 2.8. http://www.xilinx.com/products/jbits, 2001.
2. Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations. Xilinx Application Note No. 290, 2002.
3. K. Bazargan, R. Kastner, and M. Sarrafzadeh. Fast Template Placement for Reconfigurable Computing Systems. In IEEE Design and Test - Special Issue on Reconfigurable Computing, volume 17(1), pages 68-83, Jan.-Mar. 2000.
4. G. Brebner and O. Diessel. Chip-based reconfigurable task management. In Field Programmable Logic and Applications, pages 182-191, 2001.
5. T. J. Callahan, P. Chong, A. DeHon, and J. Wawrzynek. Fast Module Mapping and Placement for Datapaths in FPGAs. In Proceedings of the 1998 ACM/SIGDA Sixth International Symposium on Field Programmable Gate Arrays, Feb 1998.
6. S. P. Crago, B. Schott, and R. Parker. SLAAC: A Distributed Architecture for Adaptive Computing. In FPGA for Custom Computin Machines, Proceedings, IEEE Symposium on, pages 286-287, April 1998.
7. M. Handa and R. Vemuri. A Fast Algorithm for Finding Maximal Empty Rectangles for Dynamic FPGA Placement. In Proceedings of the Design Automation and Test in Europe (DATE04), Feb. 2004.
8. H. Walder, C. Steiger, and M. Platzner. Fast Online Task Placement on FPGAs: Free Space Partitioning and 2D-Hashing. In International Parallel and Distributed Processing Symposium (IPDPS'03), page 178, April 2003.
9. G. Wigley and D. Kearney. The first real operating system for reconfigurable computers. In Proceedings of the 6th Australasian Computer Systems Architecture Conference, 2001. ACSAC 2001., pages 130-137, 2001.
10. M. Wrighton and A. DeHon. Hardware-Assisted Simulated Annealing with Application for Fast FPGA Placement. In Proceedings of the International Symposium on Field-Programmable Gate Arrays, Feb. 2003.
11. H. Youssef and S. M. Sait. Vlsi Physical Design Automation: Theory and Practice. McGraw Hill Book Co Ltd.