Highly efficient synchronization based on active memory operations

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)

Volumn 18, Issue , 2004, Pages 801-810

  Zhang, Lixin ^a   Fang, Zhen ^b   Carter, John B ^b  

^a IBM AUSTIN RESEARCH LABORATORY   (United States)

^b Department of Electrical and Computer Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACTIVE MEMORY OPERATIONS (AMO); ACTIVE MEMORY UNITS (AMU); MEMORY CONTROLLERS (MC); MEMORY-SIDE ATOMIC INSTRUCTIONS;

BUFFER STORAGE; COMPUTER NETWORKS; COMPUTER SIMULATION; DYNAMIC RANDOM ACCESS STORAGE; MICROPROCESSOR CHIPS; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS;

SYNCHRONIZATION;

EID: 12444274878     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (28)

1. J. Anderson, Y.-J. Kim, and T. Herman. Shared-memory mutual exclusion: Major research trends since 1986. Distributed Computing, 16(2-3):75-110, Sept. 2003.
2. T. Anderson. The performance of spin lock alternatives for shared-memory multiprocessors. IEEE TPDS, 1(1):6-16, Jan. 1990.
3. M. Banikazemi, R. Govindaraju, R. Blackmore, and D. K. Panda. MPI-LAPI: An efficient implementation of MPI for IBM RS/6000 SP systems. IEEE TPDS, 12(10):1081-1093, 2001.
4. Compaq Computer Corporation. Alpha architecture handbook, version 4, Feb. 1998.
5. Cray Research, Inc. Cray T3D systems architecture overview, 1993.
6. J. R. Goodman, M. K. Vernon, and P. Woest. Efficient synchronization primitives for large-scale cache-coherent multiprocessor. In Proc. of the 3rd ASPLOS, pp. 64-75, Apr. 1989.
7. A. Gottlieb, R. Grishman, C. Kruskal, K. McAuliffe, L. Rudolph, and M. Snir. The NYU multicomputer - designing a MIMD shared-memory parallel machine. IEEE TOPLAS, 5(2):164-189, Apr. 1983.
8. H. Grahn, P. Stenström, and M. Dubois. Implementation and evaluation of update-based cache protocols under relaxed memory consistency models. Future Generation Computer Systems, 11(3):247-271, June 1995.
9. R. Gupta and C. Hill. A scalable implementation of barrier synchronization using an adaptive combining tree. IJPP, 18(3):161-180, June 1989.
10. R. Gupta, V. Tipparaju, J. Nieplocha, and D. Panda. Efficient barrier using remote memory operations on VIA-based clusters. In IEEE International Conference on Cluster Computing (Cluster02), pp. 83-90, Sept. 2002.
11. Intel Corp. Intel Itanium 2 processor reference manual. http://www.intel.com/design/itanium2/manuals/25111001.pdf.
12. A. Kägi, D. Burger, and J. Goodman. Efficient synchronization: Let them eat QOLB. In Proc. of the 24th ISCA, May 1997.
13. G. Kane and J. Heinrich. MIPS RISC Architecture. Prentice-Hall, 1992.
14. J. Laudon and D. Lenoski. The SGI Origin: A ccNUMA highly scalable server. In ISCA97, pp. 241-251, June 1997.
15. E. Markatos, M. Crovella, P. Das, C. Dubnicki, and T. LeBlanc. The effect of multiprogramming on barrier synchronization. In Proc. of the 3rd IPDPS, pp. 662-669, Dec. 1991.
16. C. May, E. Silha, R. Simpson, and H. Warren. The PowerPC Architecture: A Specification for a New Family of Processors, 2nd edition. Morgan Kaufmann, May 1994.
17. J. M. Mellor-Crummey and M. L. Scott. Algorithms for scalable synchronization on shared-memory multiprocessors. ACM Trans. on Computer Systems, 9(1):21-65, Feb. 1991.
18. M. M. Michael, A. K. Nanda, B. Lim, and M. L. Scott. Coherence controller architectures for SMP-based CC-NUMA multiprocessors. In Proc. of the 24th ISCA, pp. 219-228, June 1997.
19. D. S. Nikolopoulos and T. A. Papatheodorou. The architecture and operating system implications on the performance of synchronization on ccNUMA multiprocessors. IJPP, 29(3):249-282, June 2001.
20. F. Petrini, J. Fernandez, E. Frachtenberg, and S. Coll. Scalable collective communication on the ASCI Q machine. In Hot Interconnects 12, Aug. 2003.
21. M. Scott and J. Mellor-Crummey. Fast, contention-free combining tree barriers for shared memory multiprocessors. IJPP, 22(4), 1994.
22. S. Scott. Synchronization and communication in the T3E multiprocessor. In Proc. of the 7th ASPLOS, Oct. 1996.
23. S. Shang and K. Hwang. Distributed hardwired barrier synchronization for scalable multiprocessor clusters. IEEE TPDS, 6(6):591-605, June 1995.
24. Silicon Graphics, Inc. SN2-MIPS Communication Protocol Specification, Revision 0.12, Nov. 2001.
25. Silicon Graphics, Inc. Orbit Functional Specification, Vol. 1, Revision 0.1, Apr. 2002.
26. V. Tipparaju, J. Nieplocha, and D. Panda. Fast collective operations using shared and remote memory access protocols on clusters. In Proc. of the International Parallel and Distributed Processing Symposium, page 84a, Apr. 2003.
27. T. von Eicken, D. Culler, S. Goldstein, and K. Schauser. Active messages: A mechanism for integrated communication and computation. In Proc. of the 19th ISCA, pp. 256-266, May 1992.
28. P. Yew, N. Tzeng, and D. Lawrie. Distributing hot-spot addressing in large-scale multiprocessors. IEEE Trans. on Computers, C-36(4):388-395, Apr. 1987.