On dynamic task scheduling for fpga-based systems

International Journal of Foundations of Computer Science

Volumn 12, Issue 5, 2001, Pages 645-669

  Diessel, Oliver ^a   Elgindy, Hossam ^a  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

Author keywords

dynamic allocation; dynamic reconfiguration; FPGA; partitionable array; scheduling complexity; scheduling heuristic; task rearrangement; task scheduling

Indexed keywords

EID: 12444256382     PISSN: 01290541     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0129054101000709     Document Type: Article

References (11)

1. Atmel, "AT6000 FPGA configuration guide," Document 0436B, Atmel, 1997.
2. A. Barr and E. A. Feigenbaum, eds. The Handbook of Artificial Intelligence, Volume I (William Kaufmann, Los Altos, 1981).
3. E. G. Coffman Jr., M. R. Garey, and D. S. Johnson, "Approximation algorithms for bin-packing - an updated survey," in Algorithm Design for Computer System Design, eds. G. Ausiello, M. Lucertini, and P. Serafmi (Springer, Vienna, 1984) pp. 49 - 106.
4. M. R. Garey and D. S. Johnson. Computers and Intractability - A Guide to the Theory of NP-Completeness (W. H. Freeman, San Francisco, 1979).
5. K. Li and K. H. Cheng, "Complexity of resource allocation and job scheduling problems on partitionable mesh connected systems," Technical report UH-CS-88- 11, University of Houston, 1988.
6. H. Samet, "The quadtree and related hierarchical data structures," ACM Comput. Surv. 16 (1984) 187 - 260.
7. D. D. K. D. B. Sleator, "A 2.5 times optimal algorithm for packing in two dimensions," Inf. Process. Lett. 10 (1980) 37 - 40.
8. A. P. Sprague. "A parallel algorithm to construct a dominance graph on nonoverlapping rectangles," Int. J. Parallel Program. 21 (1992) 303 - 312.
9. Xilinx, "XC6200 Field Programmable Gate Arrays," Technical report, Xilinx, 1996.
10. Y. Zhu, "Efficient processor allocation strategies for mesh-connected parallel computers," J. Parallel Distrib. Comput. 16 (1992) 328 - 337.
11. Y. Zhu, "Fast processor allocation and dynamic scheduling for mesh multiprocessors," Comput. Syst. Sci. Eng. 11 (1996) 99 - 107.