A VLSI architecture for lifting-based wavelet transform with power efficient

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 5286, Issue 1, 2003, Pages 294-298

  Xiong, Chengyi ^a   Zheng, Sheng ^a   Tian, Jinwen ^a   Liu, Jian ^a  

^a HUAZHONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (China)

Author keywords

Embedded boundary data extension technique; Lifting wavelet transform; Pipeline parallel technique; Power efficient; VLSI architecture

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; DATA PROCESSING; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; IMAGE QUALITY; MATHEMATICAL MODELS; PIPELINES; SCANNING; WAVELET TRANSFORMS;

EMBEDDED BOUNDARY DATA-EXTENSION TECHNIQUE; LIFTING WAVELET TRANSFORM; PIPLINE PARALLEL TECHNIQUE; POWER-EFFICIENT; VLSI ARCHITECTURE;

VLSI CIRCUITS;

EID: 1242330316     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.538858     Document Type: Conference Paper

References (9)

1. I. Daubechies and W. Sweldens, "Factoring wavelet transforms into lifting schemes", J. Fourier Anal. Appl., 4: 247-269, 1998.
2. W. Sweldens, "The lifting scheme: A new philosophy in biorthogonal wavelet constructions", in Proc. SPIE, 2569: 68-79, 1995.
3. JPEG2000 Committee Drafts [Online]. Available: http://www.jpeg.org/CDs 15444.htm
4. J. M. Jou, Y. H. shiau, C. C. Liu. "Efficient VLSI architectures for the biorthogonal wavelet transform by filter bank and lifting scheme", IEEE International Symposium on Circuits and Systems. 2: 529-532, 2001
5. W. Jiang, A. Ortega. "Lifting factorization-based discrete wavelet transform architecture design", IEEE Transactions on Circuits and Systems for Video Technology, 11(5): 651-657, 2001.
6. K. Andra, C. Chakrabarti, T. Acharya. "A VLSI architecture for lifting-based forward and inverse wavelet transform". IEEE Transactions on Signal Processing, 50(4): 966-977, 2002.
7. K. C. B. Tan, T. Arslan. "An embedded extension algorithm for the lifting based discrete wavelet transform in JPEG2000". IEEE international conference on acoustic, speech, and signal processing. 4: 3513-3516, 2002.
8. M. Grangetto, M. Maurizio, G. Masera. "FPGA power efficient inverse wavelet IP". Conference Record of the Thirty-Fifth Asilomar Conference on Signals, Systems and Computers, 2: 1325-1329, 2001.
9. T. Simon, A. P. Chandrakasan. "An ultra low power adaptive wavelet video encoder with integrated memory". IEEE Journal of solid-state circuit, 35: 572-582, 2000.