-
3
-
-
0020732597
-
A corrugated capacitor cell (CCC) for megabit dynamic MOS memories
-
Sunami H., Kure T., Hashimoto N., Toyabe T., Asai S. A corrugated capacitor cell (CCC) for megabit dynamic MOS memories. IEEE Electron. Device Lett. 4:1983;90-91.
-
(1983)
IEEE Electron. Device Lett.
, vol.4
, pp. 90-91
-
-
Sunami, H.1
Kure, T.2
Hashimoto, N.3
Toyabe, T.4
Asai, S.5
-
4
-
-
0021437135
-
A corrugated capacitor cell (CCC)
-
Sunami H., Kure T., Hashimoto N., Toyabe T., Asai S. A corrugated capacitor cell (CCC). IEEE Trans. Electron. Devices. 31:1984;746-753.
-
(1984)
IEEE Trans. Electron. Devices
, vol.31
, pp. 746-753
-
-
Sunami, H.1
Kure, T.2
Hashimoto, N.3
Toyabe, T.4
Asai, S.5
-
5
-
-
0018675126
-
Novel high density, stacked capacitor MOS RAM
-
Koyanagi M., Sunami H., Hashimoto N. Novel high density, stacked capacitor MOS RAM, Suppl. Jpn. J. Appl. Phys. 18(1):1979;35-42.
-
(1979)
Suppl. Jpn. J. Appl. Phys.
, vol.18
, Issue.1
, pp. 35-42
-
-
Koyanagi, M.1
Sunami, H.2
Hashimoto, N.3
-
6
-
-
0026169335
-
Impact of the vertical SOI "DELTA" structure on planar device technology
-
Hisamoto D., Kaga T., Takeda E. Impact of the vertical SOI "DELTA" structure on planar device technology. IEEE Trans. Electron. Devices. 38:1991;1419-1424.
-
(1991)
IEEE Trans. Electron. Devices
, vol.38
, pp. 1419-1424
-
-
Hisamoto, D.1
Kaga, T.2
Takeda, E.3
-
7
-
-
0035717948
-
Sub-20 nm CMOS FinFET technologies
-
Washington, DC, USA, 2-5 December
-
Y.-K. Cho, N. Lindert, P. Xuan, S. Tang, D. Ha, E. Anderson, T.-J. King, J. Bokor, C. Hu, Sub-20 nm CMOS FinFET technologies, Technical Digest of IEEE International Electronic Devices Meeting, Washington, DC, USA, 2-5 December 2001.
-
(2001)
Technical Digest of IEEE International Electronic Devices Meeting
-
-
Cho, Y.-K.1
Lindert, N.2
Xuan, P.3
Tang, S.4
Ha, D.5
Anderson, E.6
King, T.-J.7
Bokor, J.8
Hu, C.9
-
8
-
-
1242282342
-
Corrugated-channel transistor (CCT) for area-conscious applications
-
Nagoya, Japan, 17-19 September
-
T. Furukawa, H. Yamashita, H. Sunami, Corrugated-channel transistor (CCT) for area-conscious applications, in: Proceedings of the International Conference on Solid State Devices and Materials, Nagoya, Japan, 17-19 September 2002.
-
(2002)
Proceedings of the International Conference on Solid State Devices and Materials
-
-
Furukawa, T.1
Yamashita, H.2
Sunami, H.3
-
9
-
-
0033719725
-
Boosted Gate MOS (BGMOS): Device/Circuit Cooperation Scheme to Achieve Leakage-Free Giga-Scale Integration
-
Florida, USA, 21-24 May
-
T. Inukai, M. Takamiya, K. Nose, H. Kawaguchi, T. Hiramoto, T. Sakurai, Boosted Gate MOS (BGMOS): Device/Circuit Cooperation Scheme to Achieve Leakage-Free Giga-Scale Integration, Custom Integrated Circuits Conference, Florida, USA, 21-24 May 2000.
-
(2000)
Custom Integrated Circuits Conference
-
-
Inukai, T.1
Takamiya, M.2
Nose, K.3
Kawaguchi, H.4
Hiramoto, T.5
Sakurai, T.6
-
10
-
-
0029359285
-
1-V power supply high-speed digital circuit technology with multithreshold-volgate CMOS
-
Mutoh S., Douseki T., Matsuya Y., Aoki T., Shigematsu S., Yamada J. 1-V power supply high-speed digital circuit technology with multithreshold-volgate CMOS. IEEE J. Solid State Circuits. 30:1995;847.
-
(1995)
IEEE J. Solid State Circuits
, vol.30
, pp. 847
-
-
Mutoh, S.1
Douseki, T.2
Matsuya, Y.3
Aoki, T.4
Shigematsu, S.5
Yamada, J.6
|