The synchronized pipelined parallelism model

Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Systems

Volumn 16, Issue , 2004, Pages 163-168

  Vadlamani, Srinivas N ^a   Jenks, Stephen F ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Parallel processing; Pipelined parallelism; Producer consumer parallelism; Thread level parallelism

Indexed keywords

PARALLEL PROCESSING; PIPELINED PARALLELISM; PRODUCER-CONSUMER PARALLELISM; THREAD-LEVEL PARALLELISM;

CACHE MEMORY; COMPUTER PROGRAMMING LANGUAGES; DATA STRUCTURES; INTERFACES (COMPUTER); MULTIMEDIA SYSTEMS; NATURAL SCIENCES COMPUTING; PARALLEL PROCESSING SYSTEMS; PROBLEM SOLVING; PROGRAM COMPILERS; SYNCHRONIZATION;

PIPELINE PROCESSING SYSTEMS;

EID: 11844277605     PISSN: 10272658     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. R. Kalla, B. Sinharoy, and J. M. Tendler. IBM Power5 Chip: A Dual-Core Multithreaded Processor. Micro, IEEE, 24(2):40-47, March-April 2004.
2. D. Marr, F. Binns, D. Hill, G. Hinton, D. Koufaty, J. Miller, and M. Upton. Hyper-Threading Technology Architecture and Microarchitecture. Intel Technology Journal, 6(1):4-15, February 2002.
3. Lance Hammond, Benedict A. Hubbert, Michael Siu, Manohar K. Prabhu, Michael Chen, and Kunle Olukotun. The Stanford Hydra CMP. IEEE Micro, 20(2):71-84, 2000.
4. http://sibyte.broadcom.com/public/chips/#bcm1250. SiByte SOCs: BCM1125H and BCM1250.
5. R. M. Russell. The Cray-1 Computer System. Communications of the ACM, 21(1):63-72, January 1978.
6. H. T. Kung and C. E. Leiserson. Systolic Arrays (for VLSI). Technical Report CS 79-103, Carnegie Mellon University, 1978.
7. Shekhar Borkar, Robert Cohn, George Cox, Sha Gleason, Thomas Gross, H. T. Kung, Monica Lam, Brian Moore, Craig Peterson, John Pieper, Linda Rankin, P. S. Tseng, Jim Sutton, John Urbanski, and Jon Webb. iWarp: An Integrated Solution to High-Speed Parallel Computing. In Supercomputing '88, pages 330-339, 1988.
8. M. Annaratone, E. Arnould, T. Gross, H. T. Kung, and M. Lam. The Warp Computer: Architecture, Implementation, and Performance. IEEE Trans. Comput., 36(12):1523-1538, 1987.
9. Arvind and R. E. Thomas. I-Structures: An Efficient Data Type for Functional Languages. Technical Report LCS/TM-178, MIT laboratory for Computer Science, 1980.
10. L. Bic, J.-L. Gaudiot, and G. R. Rao. Advanced Topics in Dataflow Computing and Multithreading. IEEE Computer Society Press, Los Alamitos, CA, 1995.
11. W. Y. Lin and J. L. Gaudiot. Exploiting Global Data Locality in Non-Blocking Multithreaded Architectures. In Proceedings of International Symposium on Parallel Architectures, Algorithms and Networks, Taipei, Taiwan, 1997.
12. W. J. Dally, P. Hanrahan, M. Erez, T. J. Knight, F. Labonte, J. H. Ahn, N. Jayasena, U. J. Kapasi, A. Das, J. Gummaraju, and I. Buck. Merrimac: Supercomputing with Streams. In Proceedings of Supercomputing, Phoenix, Arizona, 2003.
13. Ujval Kapasi, Scott Rixner, William Dally, Brucek Khailany, Jung Ho Ahn, Peter Mattson, and John Owens. Programmable Stream Processors. In IEEE Computer, pages 54-62, August 2003. Available at http://cva.stanford.edu/imagine/.
14. Bill Thies and Michal Karczmarek. The Representation of Streams in the StreaMIT Compiler. Technical report, MIT-LCS Computer Architecture Group.
15. Jeff Bolz, Ian Farmer, Eitan Grinspun, and Peter Schroder. Sparse Matrix Solvers on the GPU: Conjugate Gradients and Multigrid. ACM Trans. Graph., 22(3):917-924, 2003.
16. Martin Rinard. Effective Fine-Grain Synchronization for Automatically Parallelized Programs using Optimistic Synchronization Primitives. In Proceedings of the sixth ACM SIGPLAN symposium on Principles and practice of parallel programming, pages 112-123. ACM Press, 1997.
17. Wei Du, Renato Ferreira, and Gagan Agrawal. Compiler Support for Exploiting Coarse-Grained Pipelined Parallelism. In Proceedings of the ACM Conference on High Performance Computing and Networking, SC2003, Phoenix, Arizona, November 2003.
18. Dimitrios S. Nikolopoulos. Code and Data Transformations for Improving Shared Cache Performance on SMT Processors. In Proceedings of the 5th International Symposium on High Performance Computing, Tokio-Odaiba, Japan, 2003.
19. David E. Culler, Anoop Gupta, and Jaswinder Pal Singh. Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann Publishers Inc., 1997.
20. Allen Taflove. Computational Electrodynamics. Artech House Publishers, 1995.
21. Yen-Kuang Chen, Matthew Holliman, Eric Debes, Sergey Zheltov, Alexander Knyazev, Stanislav Bratanov, Roman Belenov, and Ishmael Santos. Media Applications on Hyper-Threading Technology. Intel Technology Journal, 6(1)47-57, February 2002.