A Compiler Approach for Reducing Data Cache Energy

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2003, Pages 76-85

  Zhang, W ^a   Karakoy, M ^b   Kandemir, M ^a   Chen, G ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

Compiler analysis; Data caches; Energy optimization

Indexed keywords

ALGORITHMS; CACHE MEMORY; COMPUTER ARCHITECTURE; DATA STORAGE EQUIPMENT; DATA STRUCTURES; ENERGY UTILIZATION; MICROPROCESSOR CHIPS; TRANSISTORS;

CODE RESTRUCTURING; COMPILER ANALYSIS; DATA CACHES; ENERGY OPTIMIZATION;

PROGRAM COMPILERS;

EID: 1142293068     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/782827.782828     Document Type: Conference Paper

References (41)

1. R. Balasubramonian et al. Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures. Proceedings of 33rd International Symposium on Micro-architecture, pp. 245-257, December 2000.
2. L. Benini and G. De Micheli. System-Level Power Optimization: Techniques and Tools. ACM Transactions on Design Automation of Electronic Systems, 5(2), pp. 115-192, April 2000.
3. D. C. Burger and T. M. Austin. The SimpleScalar tool-set, Version 2.0, Technical Report 1342, Dept. of Computer Science, UW, June, 1997.
4. J. A. Butts and G. Sohi. A static power model for architects. Proceedings of the International Symposium on Microarchitecture, December 2000.
5. Berkeley predictive model. http://www-device.eecs.berkeley.edu
6. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. Proceedings of the International Symposium on Computer Architecture, 2000.
7. S. Carr, C. Ding, and P. Sweany. Improving software pipelining with unroll-and-jam. Proceedings of the 29th Annual Hawaii International Conference on System Sciences, Maui HI, January 1996, pp. 183-192.
8. A. Chandrakasan et al. Design of High-Performance Microprocessor Circuits, IEEE Press, 2001.
9. P. P. Chang, N. J. Warter, S. Mahlke, W. Y. Chen, and W-M. W. Hwu. Three superblock scheduling models for superscalar and superpipelined processors. Technical Report CRHC-91-29, Center for Reliable and High-Performance Computing, University of Illinois, Urbana, IL, December 1991.
10. K. Ebcioglu, R. D. Groves, K.-C. Kim, G. M. Silberman, and I. Ziv. VLIW compilation techniques in a superscalar environment. Proceedings of the ACM SIGPLAN'94 Conference on Programming Language Design and Implementation, pp. 36-48, Orlando, Florida, June 1994.
11. K. Flautner, N. Kim, S. Martin, D. Blaauw, T. Mudge. Drowsy Caches: Simple techniques for reducing leakage power. Proceedings of the 29th International Symposium on Computer Architecture, Anchorage, AK, May 2002.
12. M. W. Hall, J. M. Anderson, S. P. Amarasinghe, B. R. Murphy, S.- W. Liao, E. Bugnion, and M. S. Lam. Maximizing multiprocessor performance with the SUIF compiler. IEEE Computer, December 1996.
13. H. Hanson, M. S. Hrishikesh, V. Agarwal, S. W. Keckler, and D. Burger. Static energy reduction techniques for microprocessor caches. Proceedings of the 2001 International Conference on Computer Design, 2001.
14. S. Heo, K. Barr, M. Hampton, and K. Asanovic. Dynamic Fine-Grain Leakage Reduction using Leakage-Biased Bitlines. Proceedings of the 29th International Symposium on Computer Architecture, Anchorage, AK, May 2002.
15. H. Kawaguchi, K. Nose and T. Sakurai. A super cut-off CMOS scheme for 0.5V supply voltage with pico-ampere standby current. Journal of Solid-State Circuits, Vol 35, No. 10, October 2000, pp. 1498-1501.
16. S. Kaxiras, Z. Hu, M. Martonosi. Cache decay: exploiting generational behavior to reduce cache leakage power. Proceedings of the 28th International Symposium on Computer Architecture, Sweden, June 2001.
17. N. S. Kim, K. Flautner, D. Blaauw, and T. Mudge. Drowsy instruction caches. Proceedings of the 35th International Symposium on Microachitecture, 2002.
18. T. Kuroda and T. Sakurai. Threshold-voltage control schemes through substrate-bias for low-power high-speed CMOS LSI design. Journal of VLSI Signal Processing Systems, Vol. 13, No. 2/3, pp. 191-201, August 1996.
19. M. Lam. Software pipelining: an effective scheduling technique for VLIW machines. Proceedings of the SIGPLAN Conference on Programming Language Design and Implementation, Atlanta, GA, June 1988.
20. M. S. Lam, E. E. Rothberg, and and M. E. Wolf. The cache performance and optimizations of blocked algorithms. Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems, April 1991.
21. W. Li. Compiling for NUMA Parallel Machines. Ph.D. Thesis, Computer Science Department, Cornell University, Ithaca, NY, 1993.
22. L. Li, I. Kadayif, Y-F. Tsai, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, and A. Sivasubramaniam. Leakage energy management in cache hierarchies. Proceedings of Eleventh International Conference on Parallel Architectures and Compilation Techniques, Charlottesville, Virginia, September, 2002.
23. C.-K. Luk and T. C. Mowry. Compiler-based prefetching for recursive data structures. Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1996.
24. S.-M. Moon and K. Ebcioglu. Parallelizing nonnumerical code with selective scheduling and software pipelining. ACM Transactions on Programming Languages and Systems, November 1997.
25. T. C. Mowry, M. S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, October 1992.
26. S. S. Muchnick. Advanced Compiler Design Implementation. Morgan Kaufmann Publishers, San Francisco, CA, 1997.
27. S. Mutoh et al. 1-V power supply high-speed digital circuit technology with multi-threshold-voltage CMOS. IEEE Journal of Solid State Circuits, Vol. 30, No. 8, pp. 847-854, August 1995.
28. M. O'Boyle and P. Knijnenburg. Integrating loop and data transformations for global optimisation. Proceedings of International Conference on Parallel Architectures and Compilation Techniques, October 1998, Paris, France.
29. M. D. Powell, S. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar. Reducing Leakage in a High-Performance Deep-Submicron Instruction Cache. IEEE Transactions on VLSI, Vol. 9, No. 1, February 2001.
30. J. Ramanujam and P. Sadayappan. Multidimensional iteration space tiling for nonshared memory machines. Proceedings of Supercomputing'91, November 1991, pages 111-120.
31. J. Ramanujam. Optimal software pipelining of nested loops. Proceedings of the 8th International Parallel Processing Symposium, April 1994, pages 335-342.
32. A. Rogers, M. Carlisle, J. Reppy, and L. Hendren. Supporting dynamic data structures on distributed memory machines. ACM Transactions on Programming Languages and Systems, 17(2), March 1995.
33. G. Rivera and C.-W. Tseng. Data transformations for eliminating conflict misses. Proceedings of the 1998 ACM SIGPLAN Conference on Programming Language Design and Implementation, Montreal, Canada, June 1998.
34. P. R. Van der Meer and A. Van Staveren. Standby-current reduction for deep sub-micron VLSI CMOS circuits: smart series switch. Proceedings of the ProRISC/IEEE Workshop, pp. 401-404, December 2000.
35. M. Wolf and M. Lam. A data locality optimizing algorithm. Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 30-44, June 1991.
36. M. Wolfe. High Performance Compilers for Parallel Computing, Addison-Wesley Publishing Company, 1996.
37. J. Yang and R. Gupta. Energy efficient frequent value data cache desing. Proceedings of the 35th International Symposium on Microarchitecture, Turkey, November 2002.
38. Y. Ye, S. Borkar, and V. De. A new technique for standby leakage reduction in high-performance circuits. Proceedings of the Symposium on VLSI Circuits, pp. 40-41, 1998
39. W. Zhang, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, D. Duarte and Y. Tsai. Exploiting VLIW Schedule Slacks for Dynamic and Leakage Energy Reduction. Proceedings of the 34th Annual International Symposium on Microarchitecture, Austin, December 2001.
40. W. Zhang, J. Hu, V. Degalahal, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Compiler-directed instruction cache leakage optimization. Proceedings of the 35th Annual International Symposium on Microarchitecture, Istanbul, Turkey, November 2002.
41. H. Zhou, M. C. Toburen, E. Rotenberg, and T. M. Conte. Adaptive mode control: a static power-efficient cache design. Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, September 2001.