Tracking Object Life Cycle for Leakage Energy Optimization

Hardware/Software Codesign - Proceedings of the International Workshop

Volumn , Issue , 2003, Pages 213-218

  Chen, G ^a   Vijaykrishnan, N ^a   Kandemir, M ^a   Irwin, M J ^a   Wolczko, M ^b  

^a The Pennsylvania State University   (United States)

^b SUN MICROSYSTEMS   (United States)

Author keywords

Cache; Java; Leakage energy

Indexed keywords

CACHE LINES; LEAKAGE ENERGY;

BUDGET CONTROL; CACHE MEMORY; CODES (SYMBOLS); COSTS; DATA STORAGE EQUIPMENT; ELECTRIC POTENTIAL; EMBEDDED SYSTEMS; ENERGY UTILIZATION; JAVA PROGRAMMING LANGUAGE; OPTIMIZATION;

LEAKAGE CURRENTS;

EID: 1142263471     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/944700.944701     Document Type: Conference Paper

References (13)

1. J. A. Buns and G. Sohi, "A static power model for architects," in the 33th Annual International Symposium on Microarchitecture, Dec. 2000.
2. K. Flautner, N. Kim, S. Martin, D. Blaauw, and T. Mudge, "Drowsy caches: Simple techniques for reducing leakage power," in the 29th International Symposium on Computer Architecture, (Anchorage, AK, USA), May 2002.
3. S. Kaxiras, Z. Hu, and M. Martonosi, "Cache decay: Exploiting generational behavior to reduce cache leakage power," in the 28th International Symposium on Computer Architecture, (Sweden), June 2001.
4. N. S. Kim, K. Flautner, D. Blaauw, and T. Mudge, "Drowsy instruction caches: Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction," in the 35th Annual International Swiposium on Microarchitecture (MICRO-35), (Istanbul, Turkey), 2002.
5. H. Zhou, M. C. Toburen, E. Rotenberg, and T. M. Conte, "Adaptive mode control: A static-power-efficient cache design," in International Conference on Parallel Architectures and Compilation Techniques (PACT'01), (Barcelona, Spain), Sept. 2001.
6. G. Chen, R. Shetty, M. Kandemir, N. Vyaykrishnan, M. J. Irwin, and M. Wolczko, "Tuning garbage collection in an embedded Java environment," in the 8th International Symposium on High-Performance Computer Architecture (HPCA'02), (Cambridge, MA, USA), Feb. 2002.
7. R. Riggs, A. Taivalsaari, and M. VandenBrink, Programming Wireless Devices with the Java 2 Platform. Addison Wesley, 2001.
8. J. Lyman, "Java's surprising comeback." http://www.newsfactor.com/perl/story/18365.html.
9. B. Cmelik and D. Keppel, "Shade: A fast instruction-set simulator for execution profiling," in the 1994 ACM SIGMETRICS Conference on the Measurement and Modeling of Computer Systems, pp. 128-137, May 1994.
10. "CLDC and the K Virtual Machine (KVM)." http://java.sun.com/product/cldc.
11. P. Shivakumar and N. P. Jouppi, "CACTI 3.0: An integrated cache timing, power, and area model," tech. rep., Compaq Computer Corporation Western Research Laboratory, 2001.
12. J. Whaley and M. Rinard, "Compositional pointer and escape analysis for Java programs," in ACM SIGPLAN Conference on Object-Oriented Programming Systems, Languages, and Applications (OOPSLA'99), (Denver, CO, USA), Nov. 1999.
13. J.-D. Choi, M. Gupta, M. J. Serrano, V. C. Sreedhar, and S. P. Midkiff, "Escape analysis for Java," in the Conference on Object-Oriented Programming Systems, Languages, and Applications (OOPSLA), pp. 1-19, 1999.