Multi-objective optimization of a parameterized VLIW architecture

Proceedings - 2004 NASA/DoD Conference on Evolvable Hardware

Volumn , Issue , 2004, Pages 191-198

  Ascia, Giuseppe ^a   Catania, Vincenzo ^a   Palesi, Maurizio ^a   Patti, Davide ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN SPACE EXPLORATION (DSE); INSTRUCTION LEVEL PARALLELISM (ILP); PARETO-OPTIMAL CONFIGURATIONS;

COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; HIERARCHICAL SYSTEMS; MATHEMATICAL MODELS; PARAMETER ESTIMATION;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 11244289376     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EH.2004.1310830     Document Type: Conference Paper

References (17)

1. An infrastructure for research in instruction-level parallelism. http://www.trimaran.org/.
2. G. Ascia, V. Catania, and M. Palesi. An evolutionary approach for pareto-optimal configurations in soc platforms. In K. A. Pulishers, editor, SOC Design Methodologies, 2002.
3. G. Ascia, V. Catania, M. Palesi, and D. Patti. EPIC-Explorer: A parameterized VLIW-based platform framework for design space exploration. In First Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia), Newport Beach, California, USA, Oct. 3-4 2003.
4. L. Benini, A. Macii, and M. Poncino. Energy-aware design of embedded memories: A survey of technologies, architectures, and optimization techniques. ACM Transactions on Embedded Computing Systems, 2(1), Feb. 2003.
5. G. Cai and C. H. Lim. Architectural level power/performance optimization and dynamic power estimation. In Cool Chips Tutorial colocated with MICRO32, pages 90-113, Nov. 1999.
6. W. Fornaciari, D. Sciuto, C. Silvano, and V. Zaccaria. A sensitivity-based design space exploration methodology for embedded systems. Design Automation for Embedded Systems, 7:7-33, 2002.
7. S. Ghiasi and D. Grunwald. A comparison of two architectural power models. Lecture Notes in Computer Science, 2008, 2001.
8. T. Givargis, F. Vahid, and J. Henkel. System-level exploration for Pareto-optimal configurations in parameterized System-on-a-Chip. IEEE Transactions on Very Large Scale Integration Systems, 10(2):416-422, Aug. 2002.
9. M. B. Kamble and K. Ghose. Analytical energy dissipation models for low power caches. In IEEE International Symposium on Low Power Electronics and Design, pages 143-148, Aug. 1997.
10. K. Keutzer, S. Malik, and A. R. Newton. From ASIC to ASIP: The next design discontinuity. In IEEE International Conference on Computer Design: VLSI in Computers and Processors, pages 16-18, Sept. 2002.
11. B. Kienhuis. Design Space Exploration of Stream-based Dataflow Architectures. PhD thesis, Technical University of Delft, Jan. 29 1999.
12. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems. In International Symposium on Microarchitecture, Dec. 1997.
13. Y. Miyaoka, Y. Kataoka, N. Togawa, M. Yanagisawa, and T. Ohtsuki. Area/delay estimation for digital signal processor cores. In Asia and South Pacific Design Automation Conference, pages 156-161, 2001.
14. A. Mizuno, K. Kohno, R. Ohyama, T. Tokuyoshi, H. Uetani, H. Eichel, T. Miyamori, N. Matsumoto, and M. Matsui. Design methodology and system for a configurable media embedded processor extensible to VLIW architecture. In IEEE International Conference on Computer Design: VLSI in Computers and Processors, pages 2-7, Sept. 16-18 2002.
15. M. Palesi and T. Givargis. Multi-objective design space exploration using genetic algorithms. In Tenth International Symposium on Hardware/Software Codesign, Stanley Hotel, Estes Park, Colorado, USA, May 6-8 2002.
16. D. Patti and M. Palesi. Epic-explorer. http://epic-explorer.sourceforge. net/, July 2003.
17. P. Shivakumar and N. P. Jouppi. CACTI 3.0: An integrated cache timing, power, and area model. Technical report, COMPAQ Western Research Lab, Palo Alto, California 94301 USA, 1999.