RHiNET-3/SW: An 80-Gbit/s high-speed network switch for distributed parallel computing

Proceedings - Symposium on the High Performance Interconnects, Hot Interconnects

Volumn 2001-January, Issue , 2001, Pages 119-123

  Nishimura, S ^a   Kudoh, T ^b   Nishi, H ^b   Yamamoto, J ^b   Ueno, R ^c   Harasawa, K ^d   Fukuda, S ^d   Shikichi, Y ^d   Akutsu, S ^d   Tasho, K ^e   Amano, H ^c  

^a HITACHI LTD   (Japan)

^b Real World Computing Partnership   (Japan)

^c KEIO UNIVERSITY   (Japan)

^d Hitachi Communication Systems Inc   (Japan)

^e Synergetech   (United States)

Author keywords

Bidirectional control; Communication switching; Data communication; High speed networks; Large scale integration; Optical interconnections; Optical switches; Optical transmitters; Parallel processing; Prototypes

Indexed keywords

CHANNEL CODING; CONVOLUTIONAL CODES; FLOW CONTROL; HIGH SPEED NETWORKS; LIGHT TRANSMISSION; LSI CIRCUITS; OPTICAL COMMUNICATION; OPTICAL INTERCONNECTS; OPTICAL SWITCHES; OPTICAL TRANSMITTERS; SWITCHING CIRCUITS; SWITCHING SYSTEMS; TRANSMITTERS;

COMMUNICATION SWITCHING; DATA-COMMUNICATION; DISTRIBUTED PARALLEL COMPUTING; OPTICAL DATA TRANSMISSION; OPTICAL INTERCONNECTION MODULE; OPTICAL TRANSMITTER MODULE; PARALLEL PROCESSING; PROTOTYPES;

DISTRIBUTED COMPUTER SYSTEMS;

EID: 10744231421     PISSN: 15504794     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HIS.2001.946703     Document Type: Conference Paper

References (14)

1. T. Kudoh, J. Yamamoto, F. Sudoh, H. Amano, Y. Ishikawa, and M. Sato: "Memory based light weight communication architecture for local area distributed computing", Innovative architecture for future generation high-performance processors and systems, IEEE Computer Society Press, pp. 133-139, 1997.
2. L.M. Ni, "Should Scalable Parallel Computers Support Efficient Hardware Multicast", Proceeding of 1995 Int'l Conference on Parallel Processing Workshop on Challenges for Parallel Processing, pp. 2-7, August 1995.
3. T. Horie, H. Ishihara, T. Shimizu, and M. Ikesaka, "AP1000 Architecture and Performance of LU Decomposition", Proceedings of 1991 Int'l Conference on Parallel Processing, pp. 634-635, August 1991.
4. http://www.myri.com/
5. HIPPI-6400 working drafts, T11.1 maintenance drafts of ANSI NCITS.
6. IEEE802.3 Higher Speed Study Group http://grouper.ieee.org/groups/802/3/10G-study/public/index.html
7. H. Nishi, K. Tasho, T. Kudoh, and H. Amano, "RHiNET-1/SW: One-chip switch ASIC for a local area system network", Proc. COOL Chips III, poster 7, Apr. 2000.
8. S. Nishimura, T. Kudoh, H. Nishi, J. Yamamoto, K. Harasawa, N. Matsudaira, S. Akutsu, K. Tasho, and H. Amano, "High-speed network switch RHiNET-2/SW and its implementation with optical interconnections", International Conference of Hot Interconnects 8, 31-38, Stanford U.S.A., August 2000.
9. A. Takai, T. Kato, S. Yamashita, S. Hanatani, Y. Motegi, K. Ito, H. Abe, and H. Kodera, "200-Mb/s/ch 100-m Optical Subsystem Interconnections Using 8-Channel 1.3-um Laser Diode Arrays and Single-Mode Fiber Arrays", J. of Lightwave Technology 12, pp. 260-270, 1994.
10. R. Ueno and S. Inasawa, H. Nishi, T. Kudoh, and H. Amano, "Flow control method in high speed transfer using optical interconnect", Proceedings of the IASTED International Symposia Applied Informatics, pp. 371-376, Feb. 2001.
11. M. Katevenist, D. Serpanos, and P. Vatsolaki, "ATLAS I: A general-purpose, single-chip ATM switch with credit based flow control", International Conference of Hot Interconnects 6, 63-73, Stanford U.S.A., August 1998.
12. M.D.Schroeder and others, "Autonet: A high-speed, self-configuring local area network using point-to-point links", DEC Technical Report, SRC 59, 1990.
13. Jos Carlos Sancho, Antonio Robles, "Improving the Up∗/Down∗ Routing Scheme for Networks of Workstations", Euro-Par 2000, pp. 882-889", 2000.
14. http://www.zarlink.com/