A burst-mode receiver for 1.25-Gb/s Ethernet PON with AGC and internally created reset signal

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 12, 2004, Pages 2379-2388

  Le, Quan ^a   Lee, Sang Gug ^a   Oh, Yong Hun ^a   Kang, Ho Yong ^b   Yoo, Tae Hwan ^b  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

Author keywords

Burst mode; Cell based AGC; EPON; Feed forward; Optical communication; Reset

Indexed keywords

ELECTRIC POTENTIAL; OPTICAL COMMUNICATION; OPTIMIZATION; PARAMETER ESTIMATION; SYSTEMS ANALYSIS; TOPOLOGY;

BURST-MODE; CELL-BASED AGC; ETHERNET PASSIVE OPTICAL NETWORK (EPON); FEED-FORWARD; RESET;

CMOS INTEGRATED CIRCUITS;

EID: 10444261893     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.835644     Document Type: Conference Paper

References (15)

1. Q. Le et al., "Burst-mode receiver for 1.25 Gb/s ethernet PON with AGC and reset signal created internally," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC), Feb. 2004, pp. 474-475.
2. Q. Le, Y.-H. Oh, and S.-G. Lee, "Integrated differential preamplifier for 155 Mb/s ATM-PON system with fast response, high sensitivity and wide dynamic range," in Proc. Asia-Pacific Microwave Conf. (AMPC), vol. 2, Nov. 2002, pp. 478-481.
3. S. Yamashita et al., "Novel cell-AGC technique for burst-mode CMOS preamplifier with wide dynamic range and high sensitivity for ATM-PON system," IEEE J. Solid-State Circuits, vol. 37, pp. 881-886, July 2002.
4. M. Nakamura, N. Ishihara, and Y. Akazawa, "A 156-Mb/s CMOS optical receiver for burst-mode transmission," IEEE J. Solid-State Circuits, vol. 33, pp. 1179-1187, Aug. 1998.
5. D. Yamazaki et al., "156 Mbit/s preamplifier IC with wide dynamic range for ATM-PON application," Electron. Lett., vol. 33, no. 15, pp. 1308-1309, July 1997.
6. M. Hirose, N. Ishihara, and Y. Akazawa, "Instantaneous-response, adjustment-free 156 Mbit/s limiting amplifier IC for burst-mode optical transmission," Electron. Lett., vol. 33, no. 2, pp. 151-152, Jan. 1997.
7. S. Ide et al., "+3.3 V PON receiver IC with a high speed ATC circuit," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC), Feb. 1997, pp. 244-245.
8. M. Nakamura et al., "An instantaneous response CMOS optical receiver IC with wide dynamic range and extremely high sensitivity using feed-forward auto-bias adjustment," IEEE J. Solid-State Circuits, vol. 30, pp. 991-997, Sept. 1995.
9. Y. Ota et al., "High-speed, burst-mode, packet-capable optical receiver and instantaneous clock recovery for optical burs operation," J. Light-wave Technol., vol. 12, pp. 325-331, Feb. 1994.
10. R. G. Swartz and Y. Ota, "A burst mode, packet receiver with precision reset and automatic dark level compensation for optical bus communications," in Proc. Symp. VLSI Circuits, 1993, pp. 67-68.
11. R. G. Swartz and Y. Ota, "A DC-500 Mb/s burst mode preamplifier for optical data links," in Proc. IEEE Bipolar Circuits and Technology Meeting, 1990, pp. 240-243.
12. B. Razavi, Design of Integrated Circuits for Optical Communications. New York: McGraw-Hill, 2003, pp. 87-91.
13. IEEE 802.3ah Draft Standard, July 2003.
14. S. M. Park and H.-J. Yoo, "1.25 Gb/s regulated cascode CMOS transimpedance amplifier for Gigabit Ethernet applications," IEEE J. Solid-Stale Circuits, vol. 39, pp. 112-121, Jan. 2004.
15. R. G. Smith and S. D. Personick, "Receiver design for fiber optic communication systems," in Semiconductor Devices for Optical Communications. New York: Springer-Verlag, 1980, ch. 4.