Pulse modulation techniques for nonlinear dynamical systems and a CMOS chaos circuit with arbitrary 1-D maps

IEICE Transactions on Electronics

Volumn E87-C, Issue 11, 2004, Pages 1856-1862

  Morie, Takashi ^a   Murakoshi, Kenichi ^b,d   Nagata, Makoto ^c   Iwata, Atsushi ^b,d  

^a KYUSHU INSTITUTE OF TECHNOLOGY   (Japan)

^b HIROSHIMA UNIVERSITY   (Japan)

^c KOBE UNIVERSITY   (Japan)

^d SHARP CORPORATION   (Japan)

Author keywords

Chaos; CMOS analog integrated circuits; Nonlinear circuits; Nonlinear functions; Pulse phase modulation; Pulse width modulation

Indexed keywords

CHAOS THEORY; CMOS INTEGRATED CIRCUITS; FABRICATION; FUNCTIONS; MATHEMATICAL TRANSFORMATIONS; PULSE WIDTH MODULATION; SIGNAL PROCESSING;

CMOS ANALOG INTEGRATED CIRCUITS; NONLINEAR CIRCUITS; NONLINEAR JUNCTIONS; PULSE PHASE MODULATION;

NONLINEAR SYSTEMS;

EID: 10444261088     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (21)

1. K. Aihara, T. Takabe, and M. Toyoda, "Chaotic neural networks, " Phys. Lett. A, vol.144, pp.333-340, 1990.
2. K. Aihara, "Chaos engineering and its application to parallel distributed processing with chaotic neural networks," Proc. IEEE, vol.90, no.5, pp.919-930, 2002.
3. D.L. Wang and D. Terman, "Locally excitatory globally inhibitory oscillator networks," IEEE Trans. Neural Netw., vol.6, no.1, pp.283-286, 1995.
4. A. Iwata and M. Nagata, "A concept of analog-digital merged circuit architecture for future VLSI's," IEICE Trans. Fundamentals, vol.E79-A, no.2, pp.145-157, Feb. 1996.
5. M. Nagata, J. Funakoshi, and A. Iwata, "A PWM signal processing core circuit based on a switched current integration technique," IEEE J. Solid-State Circuits, vol.33, no.1, pp.53-60, 1998.
6. A. Iwata, T. Morie, and M. Nagata, "Merged analog-digital circuits using pulse modulation for intelligent SoC applications," IEICE Trans. Fundamentals, vol.E84-A, no.2, pp.486-496, Feb. 2001.
7. A.F. Murray and L. Tarassenko, Analogue Neural VLSI - A Pulse Stream Approach, Chapman & Hall, London, UK, 1994.
8. Y. Hirai and M. Yasunaga, "A PDM digital neural network system with 1,000 neurons fully interconnected via 1,000,000 6-bit synapses," Proc. Int. Conf. on Neural Information Processing (ICONIP), pp.1251-1256, 1996.
9. A.B. Rodriguez-Vazquez, J.L. Huertas, and L.O. Chua, "Chaos in a switched-capacitor circuit," IEEE Trans. Circuits Syst., vol.CAS-32, no.10, pp.1083-1085, 1985.
10. R. Rovatti, N. Manaresi, G. Setti, and E. Franchi, "A current-mode circuit implementing chaotic continuous piecewise-affine Markov maps," Proc. Int. Conf. on Microelectronics for Neural, Fuzzy and Bio-inspired Systems (MicroNeuro), pp.275-282, 1999.
11. T. Morie, S. Sakabayashi, M. Nagata, and A. Iwata, "Nonlinear function generators and chaotic signal generators using a pulse-width modulation method," Electron. Lett., vol.33, no.16, pp.1351-1352, 1997.
12. T. Mode, S. Sakabayashi, M. Nagata, and A. Iwata, "Nonlinear dynamical systems utilizing pulse modulation signals and a CMOS chip generating arbitrary chaos," Proc. Int. Conf. on Microelectronics for Neural, Fuzzy and Bio-inspired Systems (MicroNeuro), pp.254-260, Granada, Spain, April 1999.
13. T. Morie, S. Sakabayashi, M. Nagata, and A. Iwata, "CMOS circuits generating arbitrary chaos by using pulse width modulation techniques," IEEE Trans. Circuits Syst. I, vol.47, no.11, pp.1652-1657, 2000.
14. N.F. Rul'kov and A.R. Volkovskii, "Threshold synchronization of chaotic relaxation oscillations," Phys. Lett. A, vol.179, no.4,5, pp.332-336, 1993.
15. P.A. Bernhardt, "Coupling of the relaxation and resonant elements in the autonomous chaotic relaxation oscillator (ACRO)," Chaos, vol.2, no.2, pp.183-199, 1992.
16. H. Ando, M. Miyake, T. Morie, M. Nagata, and A. Iwata, "A nonlinear oscillator network for gray-level image segmentation and PWM/PPM circuits for its VLSI implementation," IEICE Trans. Fundamentals, vol.E83-A, no.2, pp.329-336, Feb. 2000.
17. H. Ando, T. Morie, M. Miyake, M. Nagata, and A. Iwata, "Image segmentation/extraction using nonlinear cellular networks and their VLSI implementation using pulse-modulation techniques," IEICE Trans. Fundamentals, vol.E85-A, no.2, pp.381-388, Feb. 2002.
18. H. Ando, T. Morie, M. Nagata, and A. Iwata, "An image region extraction LSI based on a merged/mixed-signal nonlinear oscillator network circuit," European Solid-State Circuits Conference (ESS-CIRC), pp.703-706, 2002.
19. R. Unbehauen and A. Cichocki, MOS Switched-Capacitor and Continuous-Time Integrated Circuits and Systems, Springer-Verlag, Heidelberg, Germany, 1989.
20. T. Yamanaka, T. Morie, M. Nagata, and A. Iwata, "A CMOS stochastic associative processor using PWM chaotic signals," IEICE Trans. Electron., vol.E84-C, no.12, pp.1723-1729, Dec. 2001.
21. T. Morie, T. Matsuura, and A. Iwata, "Pulse modulation VLSI implementation of clustering algorithm based on stochastic association model," Artificial Neural Networks and Neural Information Processing (ICANN/ICONIP) 2003 International Conference, pp.434-437, Istanbul, June 2003.